Configurable, low-power design for inverse integer transform in H.264/AVC
Article No.: 32, Pages 1 - 5
Abstract
The inverse integer transform is one of the compute-intensive processing units in an H.264/AVC video decoder. In this paper, we propose a configurable, low-power design for the inverse integer transform in an H.264/AVC decoder for video processing applications running on battery-powered electronic devices such as mobile phone. The proposed design is based on a data-driven computation algorithm for the inverse integer transform. It efficiently exploits the zero-valued coefficients in the input blocks to reduce dynamic power consumption. The area-requirement for the hardware implementation of the proposed design is reduced by designing configurable processing units to share the same hardware resources on the device. The proposed design is described in VHDL and is synthesized under 0.18μm CMOS standard cell technology. The experimental results show that the proposed design consumes significantly less dynamic power (up to 80% reduction) when compared with existing conventional design for the inverse integer transform, with a small area-overhead (approximately 2K gates).
References
[1]
ITU-T Rec. H.264 and ISO/IEC 14496--10:2005 (E) (MPEG-4 AVC). "Advanced Video Coding for Generic Audiovisual Services", 2005.
[2]
ISO/IEC JTC1/SC29/WG11. "Report of the Formal Verification Tests on H.264/AVC". In doc. N6231, Waikoloa, USA, 2003.
[3]
G. Sullivan, P. Topiwala, and A. Luthra. "The H.264/AVC Advanced Video Coding Standard: Overview and Introduction to the Fidelity Range Extensions". In SPIE Conference On Applications of Digital Image Processing, vol. 558, pp. 454--474, 2004.
[4]
J. Ostermann, J. Bormans, P. List, D. Maroe, M. Narroschke, F. Pereira, T. Stockhammer, and T. Wedi. "Video Coding with H.264/AVC: Tools, Performance and Complexity". In IEEE Circuit and Systems Magazine, vol. 4, pp. 7--28, 2004.
[5]
H. S. Malvar, A. Hallapuro, M. Karczewicz, and L. Kerofsky. "Low-complexity Transform and Quantization in H.264/AVC". In IEEE Transactions on Circuits and Systems for Video Technology, vol. 13, no. 7, pp. 598--603, 2003.
[6]
M. Horowitz, A. Joch, F. Kossentini, and A. Hallapuro. "H.264/AVC Baseline Profile Decoder Complexity Analysis". In IEEE Transactions on Circuits and Systems for Video Technology, vol. 13, no. 7, pp. 704--716, 2003.
[7]
L. Z. Liu, Q. Lin, M. T. Rong, and J. Li. "A 2-D Forward/Inverse Integer Transform Processor for H.264 based on Highly-Parallel Architecture". In IEEE International Workshop on System-on-Chip for Real-Time Applications, pp. 158--161, 2004.
[8]
Z. Y. Cheng, C. Chen, B. D. Liu, and J. F. Yang. "High Throughput 2-D Transform Architectures for H.264 Advanced Video Coders". In Proceeding IEEE Asia-Pacific Conference on Circuits and Systems, pp. 1141--1144, 2004.
[9]
T. C. Wang, Y. W. Huang, H. C. Fang, and L. G. Chen. "Parallel 4x4 2D Transform and Inverse Transform Architecture for MPEG-4 AVC/H.264". In Proceeding IEEE International Symposium on Circuits and Systems, pp. 800--803, 2003.
[10]
K. H. Chen, J. I. Guo, and J. S. Wang. "A High-Performance Direct 2-D Transform IP Design for MPEG-4 AVC/H.264". In IEEE Transaction on Circuits and Systems for Video Technology, vol. 16, pp. 472--483, 2006.
[11]
R. C. Kordasiewics, and S. Shirani. "ASIC and FPGA Implementations of H.264 DCT and Quantization Blocks". In IEEE International Conference on Image Processing (ICIP), vol. 3, pp. 1020--1023, 2005.
[12]
C. P. Fan. "Cost-effective Hardware Sharing Architectures of Fast 8x8 and 4x4 Integer Transforms for H.264/AVC". In IEEE Asia Pacific Conference on Circuits and Systems, pp. 776--779, 2006.
[13]
W. Hwangbo, and C. M. Kyung. "A Multitransform Architecture for H.264/AVC High-Profile Coders". In IEEE Transactions on Multimedia, vol. 12, no. 3, pp. 157--167, 2010.
[14]
C. Y. Huang, L. F. Chen, and Y. K. Lai. "A High-speed 2-D Transform Architecture with Unique Kernel for Multi-standard Video Applications". In IEEE International Symposium on Circuits and Systems(ISCAS), pp. 21--24, 2008.
[15]
Y. Li, Y. He, and S. Mei. "A Highly Parallel Joint VLSI Architecture for Transforms in H.264/AVC". In Journal of Signal Processing Systems, vol. 50, no. 1, pp. 19--32, 2008.
[16]
H. Y. Lin, Y. C. Chao, C. H. Chen, B. D. Liu, and J. F. Yang. "Combined 2-D transform and Quantization Architectures for H.264 Video Coders". In IEEE International Symposium on Circuits and Systems(ISCAS), pp. 1802--1805, 2005.
[17]
Reference Software for H.264 codec JM 13.2. http://iphome.hhi.de/suehring/tml/index.htm.
Index Terms
- Configurable, low-power design for inverse integer transform in H.264/AVC
Recommendations
Inverse Integer Transform in H.264/AVC Intra-frame Encoder
DELTA '11: Proceedings of the 2011 Sixth IEEE International Symposium on Electronic Design, Test and ApplicationReal-time video compression applications such as Digital Video Camera (DVC), Television Studio Broadcast, and Surveillance video utilize the H.264/AVC video encoder in intra-only encoding mode. The H.264/AVC standard supports multiple intra-prediction ...
Alternative Transform for Residual Blocks in H.264/AVC
In this paper, an alternative transform based on the correlation of the residual block is proposed for the improvement of the H.264/AVC coding efficiency. A discrete sine transform is used alternately with a discrete cosine transform in order to greatly ...
ASIP Approach for Implementation of H.264/AVC
This paper presents an Application Specific Instruction Set Processor (ASIP) for implementation of H.264/AVC, called Video Specific Instruction-set Processor (VSIP). The proposed VSIP has novel instructions and optimized hardware architectures for ...
Comments
Information & Contributors
Information
Published In
December 2010
281 pages
ISBN:9781450303422
DOI:10.1145/1943628
Copyright © 2010 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
- HEC: Higher Education Commission, Pakistan
- COMSATS Institute of Information Technology
In-Cooperation
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 21 December 2010
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
FIT '10
Sponsor:
- HEC
FIT '10: 8th International Conference on Frontiers of Information Technology
December 21 - 23, 2010
Islamabad, Pakistan
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 73Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 14 Jan 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in