research-article

A low-power digitally-programmable variable gain amplifier in 65 nm CMOS

Authors:

Mingxin SongAuthors Info & Claims

ISLPED '10: Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design

Pages 105 - 110

https://doi.org/10.1145/1840845.1840868

Published: 18 August 2010 Publication History

Abstract

This paper reports a new topology for a switched-capacitor variable gain amplifier (SC-VGA), which allows discrete-time periodic analog signal generation and in essence fulfils the function of the D/A converter. The proposed circuit exploits a pipelined, cascaded gain stages, which leads to simpler circuit implementation, lower power consumption and reduced kT/C noise, compared to the conventional implementation. The method has the attributes of digital programming and control capability, robustness and reduced area overhead. The two-stage SC-VGA has been fabricated in standard single poly, 65-nm CMOS with the core area of 0.17 mm2 and shows the maximum gain variation of 70 dB and 81 dB linear range, while consuming 11 mW.

References

[1]

S.-C. Tsou, C.-F. Li, P.-C. Huang., "A Low-Power CMOS Linear-in-Decibel Variable Gain Amplifier With Programmable Bandwidth and Stable Group Delay," IEEE Transactions on Circuits and Systems-II, vol. 53, no.12, pp. 1436--1440, 2006

[2]

C.-C. Hsu, J.-T. Wu, "A highly linear 125-MHz switched resistor programmable gain amplifier," IEEE Journal of Solid-State Circuits, vol. 38, no. 10, pp. 1663--1670, 2003

[3]

S. D'Amico, M. De Matteis, A. Baschirotto, "A 6.4 mW, 4.9 nV/√Hz, 24 dBm IIP3 VGA for a multi-standard (WLAN, UMTS, GSM, and Bluetooth) receiver," Proceedings of European Solid-State Circuits Conference, pp. 82--85, 2006

[4]

J.J.F. Rijns, "CMOS Low-Distortion High-Frequency Variable Gain Amplifier," IEEE Journal of Solid-State Circuits, vol. 31, no. 7, pp. 1029--1034, 1996

[5]

Y. Zheng J. Yan, Y.P. Xu, "A CMOS VGA With DC-Offset Cancellation for Direct-Conversion Receivers," IEEE Transaction on Circuits and Systems-I, vol. 56, no. 3, pp. 103--113, 2009

Digital Library

[6]

T-H. Oh, S-H. Lee, "Single-Chip CMOS CCD Camera Interface Based on Digitally Controlled Capacitor-Segment Combination", IEEE Transaction on Circuits and Systems II, vol. 47, no. 11, pp. 1338--1343, 2000

[7]

K. Nakamura, S. Decker et al, "A CMOS Analog Front-End Chip-Set for Mega Pixel Camcorders", ISSCC Digest of Technical Papers, pp.190--191, 2000

[8]

R. Harjani, "A Low-Power CMOS VGA for 50Mb/s Disk Drive Read Channels", IEEE Transactions on Circuits and Systems II, vol. 42, no. 6, pp. 370--376, 1995

[9]

J. Galan, R.G. Carvajal, A. Torralba, F. Munoz, J. Ramirez-Angulo, "A Low-Power Low-Voltage OTA-C Sinusoidal Oscillator with a Large Tuning Range", IEEE Transactions on Circuits and Systems, vol. 52, no 2, pp. 283--291, 2005

[10]

M.G. Mandez, A. Valdos, J. Silva, E. Sanchez: "An On-Chip Spectrum Analyzer for Analog Built-in Testing", Journal of Electronic Testing: Theory and Applications, vol. 21, pp. 205--219, 2005

Digital Library

[11]

G. Chang, A. Rofougaran, K. Mong-Kai, A.A. Abidi, H. Samueli, "A Low-power CMOS Digitally-Synthesized 0-13MHZ Sinewave Generator", ISSCC Digest of Technical Papers, pp. 32--33, 1994

[12]

B. Dufort, G.W. Roberts, "On-chip Analog Signal Generation for Mixed-Signal Built-In-Self-Test". IEEE Journal of Solid-State Circuits, vol. 33, no. 3, pp. 318--330, 1999

[13]

H.-C. Hong, "A Design-for-Digital-Testability Circuit Structure for Σ - Δ Modulators", IEEE Transactions on VLSI Systems, vol. 15, no. 12, pp. 1341--1350, 2007

Digital Library

[14]

M.J. Barragan, D. Vazquez, A. Rueda, J.L. Huertas, "On-chip Analog Sinewave Generator with Reduced Circuitry Resources", Proceedings of IEEE Midwest Symposium on Circuits and Systems, pp. 638--642, 2006

[15]

R. Hogervorst, J.H. Huijsing, Design of Low-Voltage Low-Power Operational Amplifier Cells, Kluwer Academic Publishers, Dordrecht, 1999

[16]

M. Maymandi-Nejad, M. Sachdev, "Continuous-Time Common Mode Feedback Technique for Sub 1V Analogue Circuits", IEEE Electronics Letters, vol. 38, pp. 1408--1409, 2002

[17]

K. Martin, A.S. Sedra, "Effects of the Op-Amp Finite Gain and Bandwidth on the Performance of Switched-Capacitor Filters", IEEE Transactions on Circuits and Systems, vol. 28, no. 8, pp. 822--829, 1981

[18]

A.D. Plaza, "High-Frequency Switched-Capacitor Filter Using Unity-Gain Buffers", IEEE Journal of Solid-State Circuits, vol. 21, no. 8, pp. 470--477, 1986

[19]

C.Y. Wu, P.H. Lu, M.K. Tsai, "Design Techniques for High-Frequency CMOS Switched-Capacitor Filters Using Non-Op-Amp-Based Unity-Gain Amplifiers", IEEE Journal of Solid-State Circuits, vol. 26, no. 4, pp. 1460--1466, 1991

[20]

A. Baschirotto, F. Severi, R. Castello, "A 200-Ms/s 10-mW Switched-Capacitor Filter in 0.5-μm CMOS Technology", IEEE Journal of Solid-State Circuits, vol. 35, no. 8, pp. 1215--1219, 2000

Cited By

Li JLiu XZhao DLiu JBi C(2019)Design of a New Variable Gain Amplifier2019 IEEE 13th International Conference on Anti-counterfeiting, Security, and Identification (ASID)10.1109/ICASID.2019.8925004(56-60)Online publication date: Oct-2019
https://doi.org/10.1109/ICASID.2019.8925004

Index Terms

A low-power digitally-programmable variable gain amplifier in 65 nm CMOS
1. Hardware
  1. Emerging technologies
  2. Very large scale integration design

Recommendations

Low-voltage low-power 100 MHz programmable gain amplifier in 0.35 μm CMOS

This paper presents a low-voltage low-power intermediate-frequency programmable gain amplifier (PGA). To achieve low-voltage low-power and wideband operation while preserving linearity, the proposed cell is based on a very simple g _m-boosted ...
A digitally programmable gain amplifier for ultra-low-power applications

This paper presents a subthreshold CMOS digitally programmable gain amplifier for ultra-low-power signal processing applications. The subthreshold MOS transistor technique is used to achieve low-power consumption of the proposed circuit. The structure ...
A digitally controlled 2.4-GHz oscillator in 65-nm CMOS

This article presents a 2.4-GHz digitally controlled oscillator (DCO) for the ISM band. The circuit is designed using a 65-nm CMOS technology with an operating voltage of 1.2 V. The DCO comprises an LC oscillator core and the digital interface logic. ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ISLPED '10: Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design

August 2010

458 pages

ISBN:9781450301466

DOI:10.1145/1840845

General Chairs:
Vojin Oklobdzija
University of Texas, Dallas
,
Barry Pangle
Mentor Graphics
,
Naehyuck Chang
Seoul National University
,
Program Chairs:
Naresh Shanbhag
University of Illinois at Urbana-Champaign
,
Chris H. Kim
University of Minnesota

Copyright © 2010 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

In-Cooperation

IEEE CAS

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 18 August 2010

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

ISLPED'10

Sponsor:

SIGDA

ISLPED'10: International Symposium on Low Power Electronics and Design

August 18 - 20, 2010

Texas, Austin, USA

Acceptance Rates

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
146
Total Downloads

Downloads (Last 12 months)5
Downloads (Last 6 weeks)1

Reflects downloads up to 15 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Li JLiu XZhao DLiu JBi C(2019)Design of a New Variable Gain Amplifier2019 IEEE 13th International Conference on Anti-counterfeiting, Security, and Identification (ASID)10.1109/ICASID.2019.8925004(56-60)Online publication date: Oct-2019
https://doi.org/10.1109/ICASID.2019.8925004

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents