research-article

Quantitative evaluation in embedded system design: validation of multiprocessor multithreaded architectures

Authors:

Meriem ZidouniAuthors Info & Claims

DATE '08: Proceedings of the conference on Design, automation and test in Europe

Pages 88 - 89

https://doi.org/10.1145/1403375.1403399

Published: 10 March 2008 Publication History

Get Access

Abstract

As levels of parallelism are becoming increasingly complex in multiprocessor architectures, GALS, and asynchronous circuits, methodologies and software tools are needed to verify their functional behavior (qualitative properties) and to predict their performance (quantitative properties). This paper presents the work currently done in the Multival project (pôle de compétitivité mondial Minalogic), in which verification and performance evaluation tools developed at INRIA and Saarland University are applied to three industrial architectures designed by Bull, CEA/Leti and STMicroelectronics.

References

[1]

H. Garavel and H. Hermanns. On combining functional verification and performance evaluation using CADP. In Proc. FME '2002, LNCS 2391, pages 410--429, July 2002.

Digital Library

Google Scholar

[2]

H. Garavel, F. Lang, R. Mateescu, and W. Serwe. CADP 2006: A toolbox for the construction and analysis of distributed processes. In Proc. CAV '2007, LNCS 4590, pages 158--163, Jul 2007.

Digital Library

Google Scholar

[3]

H. Hermanns. Interactive Markov Chains and the Quest for Quantified Quality, LNCS 2428, 2002.

Digital Library

Google Scholar

[4]

H. Hermanns and C. Joubert. A set of performance and dependability analysis components for CADP. In Proc. TACAS '2003, LNCS 2619, pages 425--430, Apr. 2003.

Digital Library

Google Scholar

[5]

E. Lantreibecq. Verification of the xSTream communication model using CADP. Tech. report, STMicroelectronics, 2007.

Google Scholar

[6]

G. Salaün and W. Serwe. Translating hardware process algebras into standard process algebras --- illustration with CHP and LOTOS. In Proc. IFM '2005, LNCS 3771, Nov. 2005.

Digital Library

Google Scholar

[7]

G. Salaün, W. Serwe, Y. Thonnart, and P. Vivet. Formal verification of CHP specifications with CADP --- illustration on an asynchronous Network-on-Chip. In Proc. 13th IEEE Int. Symp. on Asynchronous Circuits and Systems ASYNC 2007, pages 73--82, Mar. 2007.

Digital Library

Google Scholar

[8]

http://www.inrialpes.fr/vasy/dyade/formal fame.html

Google Scholar

[9]

P. Wodey, G. Camarroque, F. Baray, R. Hersemeule, and J.-P. Cousin. LOTOS code generation for model checking of STbus-based SoC: The STbus interconnect. In Proc. 1st ACM/IEEE Int. Conf. on Formal Methods and Models for Codesign MEMOCODE '03, pages 204--213, June 2003.

Digital Library

Google Scholar

Cited By

View all

Hatefi HHermanns H(2013)Improving Time Bounded Reachability Computations in Interactive Markov ChainsFundamentals of Software Engineering10.1007/978-3-642-40213-5_16(250-266)Online publication date: 30-Aug-2013
https://doi.org/10.1007/978-3-642-40213-5_16
Theelen BKatoen JWu HRosenstiel WMacii E(2012)Model checking of scenario-aware dataflow with CADPProceedings of the Conference on Design, Automation and Test in Europe10.5555/2492708.2492873(653-658)Online publication date: 12-Mar-2012
https://dl.acm.org/doi/10.5555/2492708.2492873
Crouzen PLang F(2011)Smart reductionProceedings of the 14th international conference on Fundamental approaches to software engineering: part of the joint European conferences on theory and practice of software10.5555/1987434.1987447(111-126)Online publication date: 26-Mar-2011
https://dl.acm.org/doi/10.5555/1987434.1987447
Show More Cited By

Index Terms

Quantitative evaluation in embedded system design: validation of multiprocessor multithreaded architectures
1. Computer systems organization
2. Hardware

Recommendations

Quantitative system evaluation with Java modeling tools
ICPE '11: Proceedings of the 2nd ACM/SPEC International Conference on Performance engineering

Java Modelling Tools (JMT) is a suite of open source applications for performance evaluation and workload characterization of computer and communication systems based on queueing networks. JMT includes tools for workload characterization (JWAT), ...
A Low-Cost and High-Performance Embedded System Architecture and an Evaluation Methodology
ISVLSI '14: Proceedings of the 2014 IEEE Computer Society Annual Symposium on VLSI

A reduced interface and high performanceembedded system architecture (MSBUS) is proposed in thispaper. The control bus is low-cost and low-power, whereas thedata bus is high-bandwidth and high-speed especially. Inaddition, a Universal Verification ...
Design space exploration and performance evaluation at electronic system level for NoC-based MPSoC
ICCAD '10: Proceedings of the International Conference on Computer-Aided Design

System-on-Chip (SoC) has become a common design technique in the integrated circuits industry as it offers many advantages in terms of cost and performance efficiency. SoCs are increasingly complex and heterogeneous systems that are highly integrated ...

Comments

Information & Contributors

Information

Published In

DATE '08: Proceedings of the conference on Design, automation and test in Europe

March 2008

1575 pages

ISBN:9783981080131

DOI:10.1145/1403375

General Chair:
Donatella Sciuto
Politecnico di Milano, Italy

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 10 March 2008

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Research-article

Conference

DATE '08

Sponsor:

EDAA
SIGDA
The Russian Academy of Sciences

DATE '08: Design, Automation and Test in Europe

March 10 - 14, 2008

Munich, Germany

Acceptance Rates

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Upcoming Conference

DATE '25

Sponsor:
sigda

Design, Automation and Test in Europe

March 31 - April 2, 2025

Lyon , France

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

14
Total Citations
View Citations
101
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 28 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Hatefi HHermanns H(2013)Improving Time Bounded Reachability Computations in Interactive Markov ChainsFundamentals of Software Engineering10.1007/978-3-642-40213-5_16(250-266)Online publication date: 30-Aug-2013
https://doi.org/10.1007/978-3-642-40213-5_16
Theelen BKatoen JWu HRosenstiel WMacii E(2012)Model checking of scenario-aware dataflow with CADPProceedings of the Conference on Design, Automation and Test in Europe10.5555/2492708.2492873(653-658)Online publication date: 12-Mar-2012
https://dl.acm.org/doi/10.5555/2492708.2492873
Crouzen PLang F(2011)Smart reductionProceedings of the 14th international conference on Fundamental approaches to software engineering: part of the joint European conferences on theory and practice of software10.5555/1987434.1987447(111-126)Online publication date: 26-Mar-2011
https://dl.acm.org/doi/10.5555/1987434.1987447
Crouzen PLang F(2011)Smart ReductionFundamental Approaches to Software Engineering10.1007/978-3-642-19811-3_9(111-126)Online publication date: 2011
https://doi.org/10.1007/978-3-642-19811-3_9
Calin GCrouzen PD'Argenio PHahn EZhang L(2010)Time-bounded reachability in distributed input/output interactive probabilistic chainsProceedings of the 17th international SPIN conference on Model checking software10.5555/1928137.1928157(193-211)Online publication date: 27-Sep-2010
https://dl.acm.org/doi/10.5555/1928137.1928157
Eisentraut CHermanns HZhang L(2010)Concurrency and composition in a stochastic worldProceedings of the 21st international conference on Concurrency theory10.5555/1887654.1887657(21-39)Online publication date: 31-Aug-2010
https://dl.acm.org/doi/10.5555/1887654.1887657
Eisentraut CHermanns HZhang L(2010)On Probabilistic Automata in Continuous TimeProceedings of the 2010 25th Annual IEEE Symposium on Logic in Computer Science10.1109/LICS.2010.41(342-351)Online publication date: 11-Jul-2010
https://dl.acm.org/doi/10.1109/LICS.2010.41
Crouzen PHermanns H(2010)Aggregation Ordering for Massively Compositional ModelsProceedings of the 2010 10th International Conference on Application of Concurrency to System Design10.1109/ACSD.2010.28(171-180)Online publication date: 21-Jun-2010
https://dl.acm.org/doi/10.1109/ACSD.2010.28
Calin GCrouzen PD’Argenio PHahn EZhang L(2010)Time-Bounded Reachability in Distributed Input/Output Interactive Probabilistic ChainsModel Checking Software10.1007/978-3-642-16164-3_15(193-211)Online publication date: 2010
https://doi.org/10.1007/978-3-642-16164-3_15
Eisentraut CHermanns HZhang L(2010)Concurrency and Composition in a Stochastic WorldCONCUR 2010 - Concurrency Theory10.1007/978-3-642-15375-4_3(21-39)Online publication date: 2010
https://doi.org/10.1007/978-3-642-15375-4_3
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Abstract

References

Cited By

Index Terms

Recommendations

Quantitative system evaluation with Java modeling tools

A Low-Cost and High-Performance Embedded System Architecture and an Evaluation Methodology

Design space exploration and performance evaluation at electronic system level for NoC-based MPSoC

Comments

Information

Published In

Sponsors

Publisher

Publication History

Permissions

Check for updates

Qualifiers

Conference

Acceptance Rates

Upcoming Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

Login options

Full Access

View options

PDF

eReader

Share

Share this Publication link

Share on social media

Affiliations