article

Free access

NUMA policies and their relation to memory architecture

Authors:

William J. Bolosky,

Michael L. Scott,

Robert P. Fitzgerald,

Robert J. Fowler,

Alan L. CoxAuthors Info & Claims

ACM SIGPLAN Notices, Volume 26, Issue 4

Pages 212 - 221

https://doi.org/10.1145/106973.106994

Published: 01 April 1991 Publication History

PDF eReader

References

[1]

Mike Accetta, Robert Baron, William Bolosky, David Golub, Richard Rashid, Avadis Tevanian, and Michael Young. Mach: A New Kernel Foundation for UNIX Development. In Proc. Summer 1986 USENIX, July 1986.

Google Scholar

[2]

R. J. Anderson. An Experimental Study of Parallel Merge Sort. Technical Report 88-05-01, Univ. of Washington Dept. of Comp. Sci., May 1988.

Google Scholar

[3]

S. J. Baylor and B. D. Rathi. An Evaluation of Memory Reference Behavior of Engineering/Scientific Applications in Parallel Systems. Tech Report 14287, IBM, June 1989.

Digital Library

Google Scholar

[4]

BBN. Inside the Butterfly-Plus. BBN Advanced Computers, Cambridge, MA, October 1987.

Google Scholar

[5]

J. K. Bennett, J. B. Carter, and W. Zwaenepoel. Adaptive Software Cache Management for Distributed Shared Memory Arichtectures. In Proc. 17th Intl. Syrup. on Gomp. Arch., pages 125-134, 1990.

Digital Library

Google Scholar

[6]

Brian N. Bershad, Edward D. Lazowska, and Henry M. Levy. PRESTO' A System for Object-Oriented Parallel Programming. Software: Practice and Experience, 18(8):713-732, August 1988.

Digital Library

Google Scholar

[7]

David Black, Anoop Gupta, and Wolf-Dietrich Weber. Competitive Management of Distributed Shared Memory. In Proc. Spring Compcon, pages 184-190, San Francisco, CA, February 1989.

Google Scholar

[8]

David L. Black, David B. Golub, Karl I-Iauth, Avadis Tevanian, and Richard Sanzi. The Mach Exception Handling Facility. In Proc., SIGPLAN/SIGOPS Workshop on Par. and Dist. Debugging, pages 45-56, May 1988. SIGPLAN Notices 24(1),1/89.

Digital Library

Google Scholar

[9]

David L. Black and Daniel D. Sleator. Competitive Algorithms for Replication and Migration Problems. Technical report, Carnegie-Mellon University, Computer Science Department, Pittsburgh, PA 15213, November 1989. CMU-CS-89-201.

Google Scholar

[10]

William J. Bolosky, Robert P. Fitzgerald, and Michael L. Scott. Simple But Effective Techniques ~or NUMA Memory Management. In Proc. 12th A GM Syrup. on Operating Systems Principles, pages 19-31, December 1989.

Digital Library

Google Scholar

[11]

Lucien M. Censier and Paul Feautrier. A New Solution to Coherence Problems in Multicache Systems. IEEE Trans. on Computers, 27(12):1112-1118, December 1978.

Digital Library

Google Scholar

[12]

E. Cooper and R. Draves. C Threads. Technical report, Carnegie-Mellon University, Computer Science Department, March 1987.

Google Scholar

[13]

Alan L. Cox and Robert J. Fowler. The Implementation of a Coherent Memory Abstraction on a NUMA Multiprocessor: Experiences with PLATINUM. In Proc. 12th A CM Syrup. on Operating Systems Principles, pages 32-44, December 1989.

Digital Library

Google Scholar

[14]

W. P. Crowley, C. P. I-Iendrickson, and T. E. Rudy. The SIMPLE code. Technical report, Lawrence Livermore Laboratory, 1978. UCID-17715.

Google Scholar

[15]

A. Garcia, D. Foster, and R. Freitas. The Advanced Computing Environment Multiprocessor Workstation. Research Report RC-14419, IBM T.J. Watson Research Center, March 1989.

Google Scholar

[16]

M. A. Holliday. Reference History, Page Size, and Migration Daemons in Local/Remote Architectures. In ASPLOS III, April 1989.

Digital Library

Google Scholar

[17]

Mark A. Holliday. On the Effectiveness of Dynamic Page Placement. Technical report, Department of Computer Science, Duke University, Durham, NC 27706, September 1989. CS-1989-19.

Digital Library

Google Scholar

[18]

R. P. LaRowe and C. S. Ellis. Experimental Comparison of Memory Management Policies for NUMA Multiprocessors. Technical report, Department of Computer Science, Duke University, April 1990. CS-1990-10.

Digital Library

Google Scholar

[19]

James R. Larus. Abstract Execution: A Technique for Efficiently Tracing Programs. To appear, Software: Practice and Experience.

Digital Library

Google Scholar

[20]

James M. Ortega and Robert G. Voigt. Solution of Partial Differential Equations on Vector and Parallel Computers. SIAM Review, 27(2):149-240, June 1985.

Google Scholar

[21]

G. F. Pfister, W. C. Brantley, D. A. George, S. L. Harvey, W. J. Kleinfelder, K. P. McAuliffe, E. A. Melton, V. A. Norton, and J. Weiss. The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture. In Proc. 1985 Intl. Conf. on Parallel Processing, pages 764-771, 1985.

Google Scholar

[22]

W.A. Press, B. P. Flannery, S. A. Teukolsky, and W. T. Vetterling. Numerical Recipes in C. Cambridge University Press, Cambridge, U.K., 1988.

Google Scholar

[23]

J. Stone and A. Norton. The VM/EPEX FORTRAN Preprocessor Reference. IBM, 1985. Research Report RCl1408.

Google Scholar

[24]

Craig B. Stunkel and W. Kent Fuchs. TRAPEDS: Producing Traces for Multicomputers Via Execution Driven Simulation. In Performance Evaluation Review, 17(1), pages 70-78, May 1989.

Digital Library

Google Scholar

[25]

W. Weber and A. Gupta. Analysis of Cache Invalidation Patterns in Multiprocessors. In ASPLOS III, April 1989.

Digital Library

Google Scholar

Cited By

View all

El Hajj IMerritt AZellweger GMilojicic DAchermann RFaraboschi PHwu WRoscoe TSchwan K(2016)SpaceJMPACM SIGARCH Computer Architecture News10.1145/2980024.287236644:2(353-368)Online publication date: 25-Mar-2016
https://dl.acm.org/doi/10.1145/2980024.2872366
El Hajj IMerritt AZellweger GMilojicic DAchermann RFaraboschi PHwu WRoscoe TSchwan K(2016)SpaceJMPACM SIGOPS Operating Systems Review10.1145/2954680.287236650:2(353-368)Online publication date: 25-Mar-2016
https://doi.org/10.1145/2954680.2872366
El Hajj IMerritt AZellweger GMilojicic DAchermann RFaraboschi PHwu WRoscoe TSchwan K(2016)SpaceJMPACM SIGPLAN Notices10.1145/2954679.287236651:4(353-368)Online publication date: 25-Mar-2016
https://dl.acm.org/doi/10.1145/2954679.2872366
Show More Cited By

Index Terms

NUMA policies and their relation to memory architecture

Recommendations

A frequent-value based PRAM memory architecture
ASPDAC '11: Proceedings of the 16th Asia and South Pacific Design Automation Conference

Phase Change Random Access Memory (PRAM) has great potential as the replacement of DRAM as main memory, due to its advantages of high density, non-volatility, fast read speed, and excellent scalability. However, poor endurance and high write energy ...
NUMAlloc: A Faster NUMA Memory Allocator
ISMM 2023: Proceedings of the 2023 ACM SIGPLAN International Symposium on Memory Management

The NUMA architecture accommodates the hardware trend of an increasing number of CPU cores. It requires the cooperation of memory allocators to achieve good performance for multithreaded applications. Unfortunately, existing allocators do not support ...
Experimental Comparison of Memory Management Policies for NUMA Multiprocessors

Comments

Information & Contributors

Information

Published In

ACM SIGPLAN Notices Volume 26, Issue 4

Special issue of a journal and a proceedings

Apr. 1991

305 pages

ISSN:0362-1340

EISSN:1558-1160

DOI:10.1145/106973

Editor:
David A. Patterson
Univ. of California, Berkeley

Issue’s Table of Contents

ASPLOS IV: Proceedings of the fourth international conference on Architectural support for programming languages and operating systems
April 1991
320 pages
ISBN:0897913809
DOI:10.1145/106972
Chairman:
David A. Patterson
Univ. of California, Berkeley
,
General Chair:
Bob Rau

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 April 1991

Published in SIGPLAN Volume 26, Issue 4

Check for updates

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

102
Total Citations
View Citations
1,142
Total Downloads

Downloads (Last 12 months)149
Downloads (Last 6 weeks)41

Reflects downloads up to 04 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

El Hajj IMerritt AZellweger GMilojicic DAchermann RFaraboschi PHwu WRoscoe TSchwan K(2016)SpaceJMPACM SIGARCH Computer Architecture News10.1145/2980024.287236644:2(353-368)Online publication date: 25-Mar-2016
https://dl.acm.org/doi/10.1145/2980024.2872366
El Hajj IMerritt AZellweger GMilojicic DAchermann RFaraboschi PHwu WRoscoe TSchwan K(2016)SpaceJMPACM SIGOPS Operating Systems Review10.1145/2954680.287236650:2(353-368)Online publication date: 25-Mar-2016
https://doi.org/10.1145/2954680.2872366
El Hajj IMerritt AZellweger GMilojicic DAchermann RFaraboschi PHwu WRoscoe TSchwan K(2016)SpaceJMPACM SIGPLAN Notices10.1145/2954679.287236651:4(353-368)Online publication date: 25-Mar-2016
https://dl.acm.org/doi/10.1145/2954679.2872366
El Hajj IMerritt AZellweger GMilojicic DAchermann RFaraboschi PHwu WRoscoe TSchwan KConte TZhou Y(2016)SpaceJMPProceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems10.1145/2872362.2872366(353-368)Online publication date: 25-Mar-2016
https://dl.acm.org/doi/10.1145/2872362.2872366
Buono DMencagli GPascucci AVanneschi M(2014)Performance analysis and structured parallelisation of the space–time adaptive processing computational kernel on multi-core architecturesInternational Journal of Parallel, Emergent and Distributed Systems10.1080/17445760.2014.88596729:5(460-498)Online publication date: 11-Feb-2014
https://doi.org/10.1080/17445760.2014.885967
Zhao XZhou JGuan HWang WLiu XLiu TZhou HMoreira JMueller FEtsion Y(2021)NumaPerfProceedings of the 35th ACM International Conference on Supercomputing10.1145/3447818.3460361(52-62)Online publication date: 3-Jun-2021
https://dl.acm.org/doi/10.1145/3447818.3460361
Ailamaki ALiarou ETözün PPorobic DPsaroudakis I(2017)Databases on Modern Hardware: How to Stop Underutilization and Love MulticoresSynthesis Lectures on Data Management10.2200/S00774ED1V01Y201704DTM0459:1(1-113)Online publication date: 14-Aug-2017
https://doi.org/10.2200/S00774ED1V01Y201704DTM045
Chou CJaleel AQureshi MJacob B(2017)BATMANProceedings of the International Symposium on Memory Systems10.1145/3132402.3132404(268-280)Online publication date: 2-Oct-2017
https://dl.acm.org/doi/10.1145/3132402.3132404
Lin PYi QQuinlan DLiao CYan Y(2017)Automatically Optimizing Stencil Computations on Many-Core NUMA ArchitecturesLanguages and Compilers for Parallel Computing10.1007/978-3-319-52709-3_12(137-152)Online publication date: 24-Jan-2017
https://doi.org/10.1007/978-3-319-52709-3_12
El Hajj IMerritt AZellweger GMilojicic DAchermann RFaraboschi PHwu WRoscoe TSchwan K(2016)SpaceJMPACM SIGARCH Computer Architecture News10.1145/2980024.287236644:2(353-368)Online publication date: 25-Mar-2016
https://dl.acm.org/doi/10.1145/2980024.2872366
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

References

Cited By

Index Terms

Recommendations

A frequent-value based PRAM memory architecture

NUMAlloc: A Faster NUMA Memory Allocator

Experimental Comparison of Memory Management Policies for NUMA Multiprocessors

Comments

Information

Published In

Publisher

Publication History

Check for updates

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

PDF

eReader

Get Access

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations