Congestion-Aware Vertical Link Placement and Application Mapping Onto 3-D Network-on-Chip Architectures | IEEE Journals & Magazine | IEEE Xplore