H.264 video decoder implemented on FPGAs using 3×3 and 2×2 networks-on-chip | IEEE Conference Publication | IEEE Xplore