Analytical study of complementary memristive synchronous logic gates | IEEE Conference Publication | IEEE Xplore