An address generator approach to the hardware implementation of a scalable Pease FFT core | IEEE Conference Publication | IEEE Xplore