Analysis and design guidelines for customized logic families in CMOS | IEEE Conference Publication | IEEE Xplore