Timing error correction techniques for voltage-scalable on-chip memories | IEEE Conference Publication | IEEE Xplore