Parallel-pipelined architecture for 2-D ICT VLSI implementation | IEEE Conference Publication | IEEE Xplore