Experimental Analysis and FPGA Implementation of the Real Valued Time Delay Neural Network Based Digital Predistortion | IEEE Conference Publication | IEEE Xplore