Device and architecture concurrent optimization for FPGA transient soft error rate | IEEE Conference Publication | IEEE Xplore