Physical-aware simulated annealing optimization of gate leakage in nanoscale datapath circuits | IEEE Conference Publication | IEEE Xplore