Tailoring Tests for Functional Binning of Integrated Circuits | IEEE Conference Publication | IEEE Xplore