Design of a systolic coprocessor for rational addition | IEEE Conference Publication | IEEE Xplore