skip to main content
10.5555/2555692.2555719acmconferencesArticle/Chapter ViewAbstractPublication PagesesweekConference Proceedingsconference-collections
research-article

VarEMU: an emulation testbed for variability-aware software

Published: 29 September 2013 Publication History

Abstract

Modern integrated circuits, fabricated in nanometer technologies, suffer from significant power/performance variation across-chip, chip-to-chip and over time due to aging and ambient fluctuations. Furthermore, several existing and emerging reliability loss mechanisms have caused increased transient, intermittent and permanent failure rates. While this variability has been typically addressed by process, device and circuit designers, there has been a recent push towards sensing and adapting to variability in the various layers of software. Current hardware platforms, however, typically lack variability sensing capabilities. Even if sensing capabilities were available, evaluating variability-aware software techniques across a significant number of hardware samples would prove exceedingly costly and time consuming.
We introduce VarEMU, an extension to the QEMU virtual machine monitor that serves as a framework for the evaluation of variability-aware software techniques. VarEMU provides users with the means to emulate variations in power consumption and in fault characteristics and to sense and adapt to these variations in software. Through the use (and dynamic change) of parameters in a power model, users can create virtual machines that feature both static and dynamic variations in power consumption. Faults may be injected before or after, or completely replace the execution of any instruction. Power consumption and susceptibility to faults are also subject to dynamic change according to an aging model. A software stack for VarEMU features precise control over faults and provides virtual energy monitors to the operating system and processes. This allows users to precisely quantify and evaluate the effects of variations on individual applications. We show how VarEMU tracks energy consumption according to variation-aware power and aging models and give examples of how it may be used to quantify how faults in instruction execution affect applications.

References

[1]
Luis Angel D. Bathen, Mark Gottscho, Nikil Dutt, Alex Nicolau, and Puneet Gupta. Vipzone: Os-level memory variability-driven physical address zoning for energy savings. In CODES+ISSS, 2012.
[2]
S. Bhardwaj, Wenping Wang, R. Vattikonda, Yu Cao, and S. Vrudhula. Predictive modeling of the NBTI effect for reliable design. In CICC, 2006.
[3]
N. Binkert, B. Beckmann, G. Black, S. Reinhardt, A. Saidi, A. Basu, Joel Hestness, Derek R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. Hill, and D. Wood. The gem5 simulator. SIGARCH Comput. Archit. News, 39(2):1--7, August 2011.
[4]
David Brooks, Vivek Tiwari, and Margaret Martonosi. Wattch: a framework for architectural-level power analysis and optimizations. ACM SIGARCH Computer Architecture News, 28(2):83--94, 2000.
[5]
BSIM. BSIM user manual. http://www-device.eecs.berkeley.edu/bsim/, 2013.
[6]
Tuck-Boon Chan, John Sartori, Puneet Gupta, and Rakesh Kumar. On the efficacy of NBTI mitigation techniques. In DATE, 2011.
[7]
Debapriya Chatterjee, Andrew DeOrio, and Valeria Bertacco. Gcs: High-performance gate-level simulation with GPGPUs. In DATE, 2009.
[8]
Xiaoming Chen, Yu Wang, Yu Cao, Yuchun Ma, and Huazhong Yang. Variation-aware supply voltage assignment for simultaneous power and aging optimization. IEEE TVLSI, 20(11):2143--2147, 2012.
[9]
Hyungmin Cho, L. Leem, and S Mitra. Ersa: Error resilient system architecture for probabilistic applications. IEEE TCAD, 31(4):546--558, 2012.
[10]
Pierluigi Civera, Luca Macchiarulo, Maurizio Rebaudengo, Matteo Sonza Reorda, and Massimo Violante. FPGA-based fault injection techniques for fast evaluation of fault tolerance in VLSI circuits. In Proc. Intl. Conf. on Field-Programmable Logic and Applications, 2001.
[11]
Milos Ercegovac. Digital arithmetic. Morgan Kaufmann Publishers, San Francisco, CA, 2004.
[12]
Siddharth Garg and Diana Marculescu. On the impact of manufacturing process variations on the lifetime of sensor networks. In CODES+ISSS, 2007.
[13]
Siddharth Garg and Diana Marculescu. System-level throughput analysis for process variation aware multiple voltage-frequency island designs. TODAES, 13(4):59, 2008.
[14]
P. Gupta, Y. Agarwal, L. Dolecek, N. Dutt, R. K. Gupta, R. Kumar, S. Mitra, A. Nicolau, T. S. Rosing, M. B. Srivastava, S. Swanson, and D. Sylvester. Underdesigned and opportunistic computing in presence of hardware variability. IEEE TCAD, 32(1):8--23, 2013.
[15]
M. Hsieh, K. Pedretti, J. Meng, A. Coskun, M. Levenhagen, and A. Rodrigues. Sst + gem5 = a scalable simulation infrastructure for high performance computing. In ICST SIMUTOOLS, 2012.
[16]
K. Jeong, A. B. Kahng, and K. Samadi. Impact of Guardband Reduction On Design Outcomes: A Quant. Approach. IEEE T. on Semiconductor Manufacturing, 22(4):552--565, 2009.
[17]
A. B. Kahng and Seokhyeong Kang. Accuracy-configurable adder for approximate arithmetic designs. In DAC, 2012.
[18]
N. S. Kim, T. Austin, D Baauw, T Mudge, K Flautner, J S Hu, M J Irwin, M Kandemir, and V Narayanan. Leakage current: Moore's law meets static power. Computer, 36(12):68--75, 2003.
[19]
Vivek J Kozhikkottu, Rangharajan Venkatesan, Anand Raghunathan, and Sujit Dey. Vespa: Variability emulation for system-on-chip performance analysis. In DATE, 2011.
[20]
Man-Lap Li, Pradeep Ramachandran, Swarup Kumar Sahoo, Sarita V Adve, Vikram S Adve, and Yuanyuan Zhou. Understanding the propagation of hard errors to software and implications for resilient system design. ACM Sigplan Notices, 43(3):265--276, 2008.
[21]
Chi-Keung Luk, Robert Cohn, Robert Muth, Harish Patil, Artur Klauser, Geoff Lowney, Steven Wallace, Vijay Janapa Reddi, and Kim Hazelwood. Pin: building customized program analysis tools with dynamic instrumentation. SIGPLAN Not., 40(6):190--200, June 2005.
[22]
T. Matsuda, T. Takeuchi, H. Yoshino, M. Ichien, S. Mikami, H. Kawaguchi, C. Ohta, and M. Yoshimoto. A power-variation model for sensor node and the impact against life time of wireless sensor networks. In ICCE, 2006.
[23]
A. Pant, P. Gupta, and M. Van der Schaar. Appadapt: Opportunistic application adaptation in presence of hardware variation. TVLSI, 20(11):1986--1996, 2012.
[24]
Andrea Pellegrini, Robert Smolinski, Lei Chen, Xin Fu, Siva Kumar Sastry Hari, Junhao Jiang, SV Adve, Todd Austin, and Valeria Bertacco. Crashtest'ing swat: Accurate, gate-level evaluation of symptom-based resiliency solutions. In DATE, 2012.
[25]
QEMU. QEMU open source processor emulator. http://qemu.org, 2013.
[26]
Jan M Rabaey, Anantha P Chandrakasan, and Borivoje Nikolic. Digital integrated circuits, volume 996. Prentice-Hall, 1996.
[27]
Abbas Rahimi, Luca Benini, and Rajesh Gupta. Procedure hopping: a low overhead solution to mitigate variability in shared-l1 processor clusters. In ISLPED, 2012.
[28]
Wind River. Simics. http://www.windriver.com/products/simics/, 2013.
[29]
Takayasu Sakurai and A Richard Newton. Alpha-power law mosfet model and its applications to cmos inverter delay and other formulas. IEEE J. of Solid-State Circuits, 25(2):584--594, 1990.
[30]
Harry JM Veendrick. Short-circuit dissipation of static cmos circuitry and its impact on the design of buffer circuits. IEEE J. of Solid-State Circuits, 19(4):468--473, 1984.
[31]
Wenping Wang, Shengqi Yang, Sarvesh Bhardwaj, Rakesh Vattikonda, Sarma Vrudhula, Frank Liu, and Yu Cao. The impact of nbti on the performance of combinational and sequential circuits. In DAC, 2007.
[32]
Lucas Wanner, Charwak Apte, Rahul Balani, Puneet Gupta, and Mani Srivastava. Hardware variability-aware duty cycling for embedded sensors. IEEE Transactions on VLSI Systems, 21(6):1000--1012, 2013.
[33]
Bing Zhang. A platform for variability characterization of ARM cortex M3 processors. Master's thesis, UCLA, 2012.

Cited By

View all
  1. VarEMU: an emulation testbed for variability-aware software

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    CODES+ISSS '13: Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis
    September 2013
    335 pages
    ISBN:9781479914173

    Sponsors

    Publisher

    IEEE Press

    Publication History

    Published: 29 September 2013

    Check for updates

    Qualifiers

    • Research-article

    Conference

    ESWEEK'13
    ESWEEK'13: Ninth Embedded System Week
    September 29 - October 4, 2013
    Quebec, Montreal, Canada

    Acceptance Rates

    CODES+ISSS '13 Paper Acceptance Rate 31 of 111 submissions, 28%;
    Overall Acceptance Rate 280 of 864 submissions, 32%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)1
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 17 Jan 2025

    Other Metrics

    Citations

    Cited By

    View all

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media