A survey of programmable and dedicated approaches in VLSI architecture design for real-time video processing
Authors: 
A. Ahmad, K. K. Loo, J. CosmasAuthors Info & Claims
A. Ahmad, K. K. Loo, J. CosmasAuthors Info & ClaimsAbstract
This paper discusses the programmable and dedicated approaches for real-time video processing applications. Various VLSI architecture including the design examples of both approaches are reviewed. Finally, discussions of several practical designs in video processing applications are then considered in VLSI architectures to provide significant guidelines to VLSI designers for any further real-time design works.
References
[1]
P. Pirsch, N. Demassieux and W. Gehrke, "VLSI architectures for video compression-a survey," in Proc. of the IEEE, 1995. vol. 83, pp. 220-246.
[2]
P. Pirsch and H.-J Stolberg, "VLSI implementations of image and video multimedia processing systems," IEEE Trans. Circuits and Systems for Video Technology, vol. 8, no. 7, pp. 878-891, Nov. 1998.
[3]
P. Tseng, Y.-C. Chang, Y.-W. Huang, H.-C. Fang, C.-T. Huang and L.-G. Chen "Advances in hardware architectures for image and video coding - a survey," in Proc. of the IEEE, 2005, vol. 93, pp. 184-197.
[4]
P. Dang, "VLSI architecture for real-time image and video processing systems," Journal of Real-time Image Processing, vol. 1, pp. 57-62, Aug. 2006.
[5]
K. Babionitakis, G. Doumenis, G. Georgakarakos, G. Lentaris, K. Nakos, D. Reisis, I. Sifnaios, N. Vlassopoulos, "A real-time H.264/AVC VLSI encoder architecture," Journal of Real-time Image Processing, vol. 3, pp. 43-59, Nov. 2007.
[6]
A. Choudhary and S. Ranka, "Parallel processing for computer vision and image understanding," IEEE Computer, vol. 25, pp. 7-10, Feb. 1992.
[7]
M. Maresca, "Parallel architectures for image processing," Proc. IEEE (Special Issue), vol. 84, July 1996. pp. 915-916.
[8]
G. De Micheli, "Hardware-software codesign," Proc. IEEE (Special Issue), vol. 85, Mar. 1997. pp. 349-365.
[9]
K. A. Olukotun, R. Helaihel, J. Levitt and R. Ramirez, "A software-hardware co-synthesis approach to digital system simulation, "IEEE Micro, vol. 14, no. 4, pp. 45-58, Aug. 1994.
[10]
M. J. Flynn, "Very high speed computing systems," Proc. IEEE, vol. 54, Dec. 1966, pp. 1901-1909.
[11]
L. C. Sim, H. Schroder and G. Leedham, "MIMD-SIMD hybrid system-towards a new low cost parallel system," Parallel Computing,. vol. 29, pp. 21-36, 2003.
[12]
Y.-K. Chen, S. Y. Kung, "Multimedia signal processors: an architectural platform with algorithmic compilation," Journal of VLSI Signal Processing, vol. 20, pp. 181-204, Oct. 1998.
[13]
V. Bhaskaran, K. Konstantinides, R. B. Lee, and J. P. Beck, "Algorithmical and architectural enhancements for real-time MPEG-1 decoding on a general purpose RISC workstation," IEEE Trans. Circuits and Systems for Video Technology, vol. 5, pp. 380-386, Oct. 1995.
[14]
S. Dutta, A. Wolfe, W. Wolf, and K. J. O'Connor, "Design issues for very-long-instruction-word VLSI video signal processors," in VLSI Signal Processing IX, IEEE, Oct. 1996, pp. 95-104.
[15]
R. R. Hoare, A. K. Jones, D. Kusic, J. Fazekas, J. Foster, S. Tung, and M. McCloud, "Rapid VLIW processor customization for signal processing applications using combinational hardware functions," EURASIP Journal on Applied Signal Processing, vol. 2006, pp. 1-23, 2006.
[16]
W.-M. W. Hwu, R. E. Hank, D. M. Gallagher, S. A. Mahlke, D. M. Lavery, G. E. Haab, J. C. Gyllenhaal, and D. I. Aug., "Compiler technology for future microprocessors," Proc. IEEE, Dec. 1995. vol. 83, pp. 1625-1676.
[17]
W. Gehrke and K. Gaedke, "Associative controlling of monolithic parallel processor architectures," IEEE Trans. Circuits and Systems for Video Technology, vol. 5, pp. 453-464, Oct. 1995.
[18]
K. Nadehara, I. Kuroda, M. Daito, and T. Nakayama, "Low-power multimedia RISC," IEEE Micro, vol. 15, pp. 20-29, Dec. 1995.
[19]
E. Holmann, A. Yamada, T. Yoshida, and S. Uramoto, "Real-time MPEG-2 software decoding with a dual-issue RISC processor," in VLSI Signal Processing IX, IEEE, Oct. 1996, pp. 105-114.
[20]
S. Y. Kung and Y.-K. Chen, "On architectural styles for multimedia signal processors," in Proc. IEEE Workshop Multimedia Signal Processing, Princeton, NJ, June 1997.
[21]
J.-W. Waerdt, S. Vassiliadis, S. Das, S. Mirolo, C. Yen, B. Zhong, C. Basto, J.-P. Itegem, D. Amirtharaj, "The TM3270 media-processor," in Microarchitecture, 2005. MICRO-38. Proc. 38th Ann. IEEE/ACM Int. Symp., pp. 12.
[22]
D. Lammers, Moore's Law Lives at 45-nm. EE Times Magazine, pp. 1, January 30, 2006.
[23]
P. P. Dang and P. M Chau, "Integer discrete wavelet transform and its efficient VLSI architecture for low power consumption", in Proc. of IEEE Workshop on Signal Processing Systems, (SIPS 2002), San Diego, California, pp. 93-98.
[24]
Q. Liu, S. Hiratsuka, K. Shimizu, S. Ushiki, S. Goto and T. Ikenaga, "A 41 mW VGA@30 fps quadtree video encoder for video surveillance systems," IEICE Trans. Electron, vol. E91-C, pp. 449-456, April 1. 2008.
[25]
H. Iwasaki, J. Naganuma, K. Nitta, K. Nakamura, T. Yoshitome, M. Ogura, Y. Nakajima, Y. Tashiro, T. Onishi, M. Ikeda, M. Endo, "Single-chip MPEG-2 422P@HL CODEC LSI with multichip configuration for Large Scale Processing beyond HDTV level," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 15, pp. 1055-1059, 2007.
[26]
J.-H. Sohn, J.-H. Woo, J. Yoo and H.-J. Yoo "Design and test of fixed-point multimedia coprocessor for mobile applications," in Design, Automation and Test in Europe, 2006. DATE '06. Pro, vol. 2, pp. 1-5.
[27]
H.-C. Chang, C.-C. Lin, and J.-I. Guo "A novel low-cost high-performance VLSI architecture for MPEG-4 AVC/H.264 CAVLC decoding," in Circuits and Systems, 2005. ISCAS 2005. IEEE Int. Symp. vol. 6, pp. 6110-6113.
[28]
T. Lin, H. Lin, C. Chao, C. Liu and Jen, C. "A compact DSP core with static floating-point unit and its microcode generation". in Proc. of the 14th ACM Great Lakes Sym. on VLSI, Boston, MA, USA, 2004, pp. 57-60.
[29]
R. Woo, S. Choi, J.-H. Sohn, S.-J. Song, Y.-D. Bae and H.-J. Yoo, "A low-power graphics LSI integrating 29Mb embedded DRAM for mobile multimedia applications," in Proc. of the Asia and South Pacific Design Automation Conf. 2004, pp. 533-534.
[30]
W. Di, G. Wen, H. Mingzeng and J. Zhenzhou, "A VLSI architecture design of CAVLC decoder," in ASIC, 2003. Proc. 5th Int. Conf. vol. 2, pp. 962-965.
[31]
Y. Song, Z. Liu, T. Ikenaga, and S. Goto, "Low-power partial distortion sorting fast motion estimation algorithms and VLSI implementations", IEICE - Trans. Inf. Syst. E90-D, pp. 108-1171, Jan. 2007.
[32]
C. Wei and M. Z. Gang, "A novel VLSI architecture for VBSME in MPEG-4 AVC/H.264," in IEEE Int. Symp. on Circuits and Systems, 2005, pp. 1794-1797.
[33]
M. Kim, I. Hwang and S.-I. Chae "A fast VLSI architecture for full-search variable block size motion estimation in MPEG-4 AVC/H.264," in Proc. of the Asia and South Pacific Design Automation Conf. 2005, vol. 1, pp. 631-634.
[34]
S.-Y. Chien, Y.-W. Huang, C.-Y. Chen, H. H. Chen and L.-G. Chen "Hardware architecture design of video compression for multimedia communication systems," IEEE Communications Magazine, vol. 43, pp. 122-131, 2005.
[35]
K. Gaedke, M. Borsum, M. Georgi, A. Kluger, J.-P. Le Glanic and P. Bernard, "Architecture and VLSI Implementation of a programmable HD real-time motion estimator," in Circuits and Systems, 2007. ISCAS 2007. IEEE Int. Symp. pp. 1609-1612.
[36]
P. Ranganathan, S. Adve and N.P Jouppi, "Performance of image and video processing with general-purpose processors and media ISA extensions," in Proc. of the 26th Int. Symp. on Computer Architecture, 1999, pp. 124-135.
[37]
P. Kuhn, "Fast MPEG-4 motion estimation: processor based and flexible VLSI implementations," Journal of VLSI Signal Processing, vol. 23, no. 1, pp. 67-92, Oct. 1999.
[38]
D. Rizzo and O. Colavin, "A video compression case study on a reconfigurable VLIW architecture," in Proc. in Europe Conf. and Exhibition Design, Automation and Test, 2002, pp. 540-546, 2002.
[39]
R. Gao, D. Xu and J. P. Bentley, "Reconfigurable hardware implementation of an improved parallel architecture for MPEG-4 motion estimation in mobile applications," IEEE Trans. Consumer Electronics, vol. 49, pp. 1383-1390, 2003.
[40]
F. Yassa and D. Schonfeld, "A system-on-chip with MPEG-4 capabilities for wireless applications," in Proc. of the SPIE - The Int. Society for Optical Engineering, 2002, vol. 4861, pp. 50-58.
[41]
L. Chen and W. Liu, "A reconfigurable digital signal processor architecture for high-efficiency MPEG-4 video encoding," in IEEE Int. Conf. Multimedia and Expo 2002, vol. 2, pp. 165-168.
[42]
W. Badawy, "A VLSI architecture for video object motion estimation using a novel 2-D hierarchical mesh", Journal of Systems Architecture, vol. 49, pp. 331-344, Oct. 2003.
[43]
W. Stechele, "Algorithmic complexity, motion estimation and a VLSI architecture for MPEG-4 core profile video codecs", in Proc. Int. Symp. of VLSI Technology, Systems, and Applications, 2001, pp. 172-175.
[44]
G. Gupta and C. Chakrabarti, "Architectures for hierarchical and other block matching algorithms", IEEE Trans. Circuits and Systems for Video Technology, vol. 5, pp. 477-489, 1995.
Index Terms
- A survey of programmable and dedicated approaches in VLSI architecture design for real-time video processing
Recommendations
VLSI architecture design approaches for real-time video processing
This paper discusses the programmable and dedicated approaches for real-time video processing applications. Various VLSI architecture including the design examples of both approaches are reviewed. Finally, discussions of several practical designs in ...
A templated programmable architecture for highly constrained embedded HD video processing
The implementation of a video reconstruction pipeline is required to improve the quality of images delivered by highly constrained devices. These algorithms require high computing capacities--several dozens of GOPs for real-time HD 1080p video streams. ...
Run-time integration of reconfigurable video processing systems
Embedded systems in field-programmable gate arrays (FPGAs) can be customized and adaptive if assembled from modular components at run time. This paper examines realizing run-time system assembly by extension of platform-based design. Two major ...
Comments
Information & Contributors
Information
Published In
July 2008
476 pages
Publisher
World Scientific and Engineering Academy and Society (WSEAS)
Stevens Point, Wisconsin, United States
Publication History
Published: 22 July 2008
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 03 Jan 2025