skip to main content
10.1145/3670474.3685939acmconferencesArticle/Chapter ViewAbstractPublication PagesmlcadConference Proceedingsconference-collections
research-article
Open access

Efficient and Effective Neural Networks for Automatic Test Pattern Generation

Published: 09 September 2024 Publication History

Abstract

Automatic Test Pattern Generation (ATPG) algorithms such as FAN and PODEM heavily rely on a backtracing step to explore the search space. Conventional implementations often use a single metric such as a testability measure to guide backtracing. Recently, Neural Network (NN) models were proposed which combine multiple metrics to make a better backtrace decision. This paper identifies two fundamental, unresolved issues for effective and efficient use of NNs for ATPG: (1) portability of the NN model across different levels of a combinational circuit; (2) significant runtime overhead when using the NN model in backtrace decisions of each gate. To address these issues, a hybrid approach is proposed which builds and applies the NN model to only selected levels of the circuit. Guidelines to select the level and to train circuits are also discussed in this context. Also, a lookup technique is proposed to reuse the results of prior inferences at each gate to further accelerate the runtime.

References

[1]
F. Brglez. 1984. On Testability Analysis of Combinational Circuits. IEEE International Symposium on Circuits and Systems (1984), 221--225.
[2]
Fujiwara and Shimono. 1983. On the Acceleration of Test Generation Algorithms. IEEE Trans. Comput. C-32, 12 (1983), 1137--1144.
[3]
H. K. Lee and D. S. Ha. 1993. On the Generation of Test Patterns for Combinational Circuits. Technical Report No. 12--93. Department of Electrical Engineering, Virginia Polytechnic Institute and State University.
[4]
J. P. Roth, W. G. Bouricius, and P. R. Schneider. 1967. Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic Circuits. IEEE Transactions on Electronic Computers EC-16, 5 (1967), 567--580.
[5]
J. Patel and S. Patel. 1985. What Heuristics are Best for PODEM? First International Workshop on VLSI Design (1985), 1--20.
[6]
K. T. Cheng. 1991. On Removing Redundancy in Sequential Circuits. ACM/IEEE Design Automation Conference (1991), 164--169.
[7]
L. Goldstein. 1979. Controllability/Observability Analysis of Digital Circuits. IEEE Transactions on Circuits and Systems 26, 9 (1979), 685--693.
[8]
M. L. Bushnell and J. Giraldi. 1997. A Functional Decomposition Method for Redundancy Identification and Test Generation. Journal of Electronic Testing 10, 3 (1997), 175--195.
[9]
M.H. Schulz and E. Auth. 1989. Improved Deterministic Test Pattern Generation with Applications to Redundancy Identification. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 8, 7 (1989), 811--816.
[10]
O. H. Ibarra and S. K. Sahni. 1975. Polynomially Complete Fault Detection Problems. IEEE Trans. Comput. C-24, 3 (1975), 242--249.
[11]
P. Goel. 1981. An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits. IEEE Trans. Comput. C-30, 3 (1981), 215--222.
[12]
R.G.Bennetts, C.M. Maunder, and G.D. Robinson. 1981. CAMELOT: a Computer-Aided Measure for Logic Testability. IEE Proceedings E - Computers and Digital Techniques 128, 5 (1981), 177--189.
[13]
S. Patel and J. Patel. 1986. Effectiveness of Heuristics Measures for Automatic Test Pattern Generation. ACM/IEEE Design Automation Conference (1986), 547--552.
[14]
S. Roy, S. K. Millican, and V. D. Agrawal. 2020. Machine Intelligence for Efficient Test Pattern Generation. IEEE International Test Conference (2020), 1--5.
[15]
S. Roy, S. K. Millican, and V. D. Agrawal. 2021. Training Neural Network for Machine Intelligence in Automatic Test Pattern Generator. IEEE International Conference on VLSI Design and International Conference on Embedded Systems (2021), 316--321.
[16]
S. Roy, S. K. Millican, and V. D. Agrawal. 2021. Unsupervised Learning in Test Generation for Digital Integrated Circuits. IEEE European Test Symposium (2021), 1--4.
[17]
S. Roy, S. K. Millican, and V. D. Agrawal. 2022. Multi-Heuristic Machine Intelligence Guidance in Automatic Test Pattern Generation. IEEE Microelectronics Design & Test Symposium (2022), 1--6.
[18]
S. T. Chakradhar, V. D. Agrawal, and M. L. Bushnell. 1991. Neural Models and Algorithms for Digital Testing. Springer.

Index Terms

  1. Efficient and Effective Neural Networks for Automatic Test Pattern Generation

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    MLCAD '24: Proceedings of the 2024 ACM/IEEE International Symposium on Machine Learning for CAD
    September 2024
    321 pages
    ISBN:9798400706998
    DOI:10.1145/3670474
    This work is licensed under a Creative Commons Attribution International 4.0 License.

    Sponsors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    Published: 09 September 2024

    Check for updates

    Badges

    Author Tags

    1. Automatic Test Pattern Generation
    2. Backtracing
    3. Machine Learning

    Qualifiers

    • Research-article
    • Research
    • Refereed limited

    Funding Sources

    Conference

    MLCAD '24
    Sponsor:

    Acceptance Rates

    MLCAD '24 Paper Acceptance Rate 35 of 83 submissions, 42%;
    Overall Acceptance Rate 35 of 83 submissions, 42%

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • 0
      Total Citations
    • 167
      Total Downloads
    • Downloads (Last 12 months)167
    • Downloads (Last 6 weeks)54
    Reflects downloads up to 05 Jan 2025

    Other Metrics

    Citations

    View Options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Login options

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media