Article

Free access

Engineering change: methodology and applications to behavioral and system synthesis

Authors:

Darko Kirovski,

Miodrag PotkonjakAuthors Info & Claims

DAC '99: Proceedings of the 36th annual ACM/IEEE Design Automation Conference

Pages 604 - 609

https://doi.org/10.1145/309847.310007

Published: 01 June 1999 Publication History

PDF eReader

References

[1]

D. Brand, etal. Incremental synthesis. ICCAD, p.14-18, 1994.

Digital Library

Google Scholar

[2]

P. Buch, et al. EC for power optimization using global sensitivity and synthesis flexibility. Low Power Electronics and Design, pp.88-91, 1997.

Digital Library

Google Scholar

[3]

S.-C. Chang et al. Postlayout logic restructuring using alternative wires. TCAD, Vo1.16, (no.6), pp.587-96, 1997.

Digital Library

Google Scholar

[4]

G. De Micheli. Synthesis and optimization of digital circuits. McGraw-Hill, New York, NY, 1994.

Digital Library

Google Scholar

[5]

S. Edwards et al. Design of embedded systems: formal models, validation, and synthesis. Proceedings of the IEEE, Vol.85, (no.3), pp.366-90, 1997.

Crossref

Google Scholar

[6]

W.-J. Fang, et al. A real time RTL engineering change method supporting online debugging for logic emulation applications. DAC, pp.101-6, 1997.

Digital Library

Google Scholar

[7]

M.R. Garey and D.S. Johnson. Computers and intractability: a guide to the theory of NP-completeness. W.H. Freeman, 1979.

Digital Library

Google Scholar

[8]

C.-T. Hwang, J.-H. Lee, and Y.-C. Hsu. A formal approach to the scheduling problem in high level synthesis. TCAD, Vol.10, (no.4), pp.464-475, 1991.

Crossref

Google Scholar

[9]

S.P. Khatri, et at. Engineering change in a non-deterministic FSM setting. DAC, pp.451-6, 1996.

Digital Library

Google Scholar

[10]

F.J. Kurdahi and A.C. Parker. REAL: a program for REgister ALlocation. DAC, pp.210-215, 1987.

Digital Library

Google Scholar

[11]

G. Lakshminarayana, et al. Incorporating speculative execution into scheduling of control-flow intensive behavioral descriptions. DAC, pp.108-13, 1998.

Digital Library

Google Scholar

[12]

E.A. Lee and D.G. Messerschmitt. Synchronous dataflow. Proc. of the IEEE, Voi.75, (no.9), pp.1235-45, 1987.

Crossref

Google Scholar

[13]

J.C. Madre, et al. Automating the diagnosis and the rectification of design errors with PRIAM. ICCAD, pp.30-3, 1989.

Crossref

Google Scholar

[14]

P.G. Paulin, et al. Force-directed scheduling for the behavioral synthesis of ASICs. TCAD, Vol.8, (no.6), pp.661-679, 1989.

Crossref

Google Scholar

[15]

J. Rabaey, et al. Fast prototyping of data path intensive architectures. Design & Test, Vol.8, (no.2), pp.40-51, 1991.

Digital Library

Google Scholar

[16]

G.A. Shaw, et al. Assessing and improving current practice in the design of ASSPs. ICASSP, pp.2707-10, 1995.

Google Scholar

[17]

L. Stok and R. van den Born. EASY: multiprocessor architecture optimisation. Logic and Arch. Synthesis for Silicon Compilers, pp.313-328, 1989.

Google Scholar

[18]

G. Swamy, et al. Minimal logic re-synthesis for engineering change. ISCS, Vol.3. pp.1596-9, 1997.

Crossref

Google Scholar

[19]

Y. Watanabe and R.K. Brayton. Incremental synthesis for EC. ICCAD, pp.40-3, 1991.

Digital Library

Google Scholar

Cited By

View all

Modi NMarek-Sadowska M(2008)ECO-Map: Technology remapping for post-mask ECO using simulated annealing2008 IEEE International Conference on Computer Design10.1109/ICCD.2008.4751930(652-657)Online publication date: Oct-2008
https://doi.org/10.1109/ICCD.2008.4751930
Koushanfar FWong JFeng JPotkonjak MAckland B(2002)ILP-based engineering changeProceedings of the 39th annual Design Automation Conference10.1145/513918.514142(910-915)Online publication date: 10-Jun-2002
https://dl.acm.org/doi/10.1145/513918.514142
Drini MKirovski DAckland B(2002)Behavioral synthesis via engineering changeProceedings of the 39th annual Design Automation Conference10.1145/513918.513925(18-21)Online publication date: 10-Jun-2002
https://dl.acm.org/doi/10.1145/513918.513925
Show More Cited By

Index Terms

Engineering change: methodology and applications to behavioral and system synthesis
1. Applied computing
  1. Physical sciences and engineering
2. Hardware
  1. Emerging technologies
  2. Very large scale integration design

Recommendations

Transactions on Engineering Technologies
Transactions on Engineering Technologies: Special Issue of the World Congress on Engineering and Computer Science 2013
Engineering change protocols for behavioral and system synthesis

Rapid prototyping and development of in-circuit and FPGA-based emulators as key accelerators for fast time-to-market has resulted in a need for efficient error correction mechanisms. Fabricated or emulated prototypes upon error diagnosis require an ...

Comments

Information & Contributors

Information

Published In

DAC '99: Proceedings of the 36th annual ACM/IEEE Design Automation Conference

June 1999

1000 pages

ISBN:1581131097

DOI:10.1145/309847

Editor:
Mary Jane Irwin

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 1999

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

DAC99

Sponsor:

EDAC
SIGDA
IEEE-CAS

DAC99: The 36th ACM/IEEE-CAS/EDAC Design Automation Conference

June 21 - 25, 1999

Louisiana, New Orleans, USA

Acceptance Rates

DAC '99 Paper Acceptance Rate 154 of 451 submissions, 34%;

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

7
Total Citations
View Citations
412
Total Downloads

Downloads (Last 12 months)25
Downloads (Last 6 weeks)9

Reflects downloads up to 25 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Modi NMarek-Sadowska M(2008)ECO-Map: Technology remapping for post-mask ECO using simulated annealing2008 IEEE International Conference on Computer Design10.1109/ICCD.2008.4751930(652-657)Online publication date: Oct-2008
https://doi.org/10.1109/ICCD.2008.4751930
Koushanfar FWong JFeng JPotkonjak MAckland B(2002)ILP-based engineering changeProceedings of the 39th annual Design Automation Conference10.1145/513918.514142(910-915)Online publication date: 10-Jun-2002
https://dl.acm.org/doi/10.1145/513918.514142
Drini MKirovski DAckland B(2002)Behavioral synthesis via engineering changeProceedings of the 39th annual Design Automation Conference10.1145/513918.513925(18-21)Online publication date: 10-Jun-2002
https://dl.acm.org/doi/10.1145/513918.513925
Koushanfar FWong JFeng JPotkonjak M(2002)ILP-based engineering changeProceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324)10.1109/DAC.2002.1012751(910-915)Online publication date: 2002
https://doi.org/10.1109/DAC.2002.1012751
Drinic MKirovski D(2002)Behavioral synthesis via engineering changeProceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324)10.1109/DAC.2002.1012587(18-21)Online publication date: 2002
https://doi.org/10.1109/DAC.2002.1012587
Drinic MKirovski DMeguerdichian SPotkonjak MSentovich E(2000)Latency-guided on-chip bus network designProceedings of the 2000 IEEE/ACM international conference on Computer-aided design10.5555/602902.602997(420-423)Online publication date: 5-Nov-2000
https://dl.acm.org/doi/10.5555/602902.602997
Lach JMangione-Smith WPotkonjak MDe Micheli G(2000)Efficient error detection, localization, and correction for FPGA-based debuggingProceedings of the 37th Annual Design Automation Conference10.1145/337292.337391(207-212)Online publication date: 1-Jun-2000
https://dl.acm.org/doi/10.1145/337292.337391

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Transactions on Engineering Technologies

Transactions on Engineering Technologies: Special Issue of the World Congress on Engineering and Computer Science 2013

Engineering change protocols for behavioral and system synthesis