research-article

A Novel Approach to Optimize Fault-Tolerant Hybrid Wireless Network-on-Chip Architectures

Authors:

Abbas Dehghani,

Kamal JamshidiAuthors Info & Claims

ACM Journal on Emerging Technologies in Computing Systems (JETC), Volume 12, Issue 4

Article No.: 45, Pages 1 - 37

https://doi.org/10.1145/2814572

Published: 15 March 2016 Publication History

Abstract

Wireless Network-on-Chip (WNoC) architectures have emerged as a promising interconnection infrastructure to address the performance limitations of traditional wire-based multihop NOCs. Nevertheless, the WNoC systems encounter high failure rates due to problems pertaining to integration and manufacturing of wireless interconnection in nano-domain technology. As a result, the permanent failures may lead to the formation of any shape of faulty regions in the interconnection network, which can break down the whole system. This issue is not investigated in previous studies on WNoC architectures. Our solution advocates the adoption of communication structures with both node and link on disjoint paths. On the other hand, the imposed costs of WNoC design must be reasonable. Hence, a novel approach to design an optimized fault-tolerant hybrid hierarchical WNoC architecture for enhancing performance as well as minimizing system costs is proposed. The experimental results indicate that the robustness of this newly proposed design is significantly enhanced in comparison with its the fault-tolerant wire-based counterparts in the presence of various faulty regions under both synthetic and application-specific traffic patterns.

References

[1]

N. Banerjee, P. Vellanki, and K. S. Chatha. 2004. A power and performance model for network-on-chip architectures. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, IEEE Computing Society, 1250--1255.

Digital Library

[2]

L. Benini and G. De Micheli. 2002. Networks on chip: A new paradigm for systems on chip design. In Proceedings of the Design, Automation and Test in Europe (DATE), IEEE Computing Society, 418--419.

Digital Library

[3]

P. Bogdan, T. Dumitraş, and R. Marculescu. 2007. Stochastic communication: A new paradigm for fault-tolerant networks-on-chip. VLSI Design 2007.

[4]

P. Bogdan and R. Marculescu. 2009. Statistical physics approaches for network-on-chip traffic characterization. In Proceedings of the 7th IEEE/ACM International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS’09). New York: ACM Press, 461.

Digital Library

[5]

P. Bogdan and R. Marculescu. 2011. Hitting time analysis for fault-tolerant communication at nanoscale in future multiprocessor platforms. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 30, 8, 1197--1210.

Digital Library

[6]

J. Cervantes and C. R. Stephens. 2006. Optimal mutation rates for genetic search. In Proceedings of the 8th Annual Conference on Genetic and Evolutionary Computation (GECCO’06), New York: ACM Press, 1313.

Digital Library

[7]

K. Chang, S. Deb, and A. Ganguly, et al. 2012. Performance evaluation and design trade-offs for wireless network-on-chip architectures. ACM Journal of Emerging Technology and Computer Systems 8, 3, 1--25.

Digital Library

[8]

C.-W. Chen and C.-P. Chung. 2005. Designing a disjoint paths interconnection network with fault tolerance and collision solving. Journal of Supercomputing 34, 1, 63--80.

Digital Library

[9]

H. Chung, C. Teuscher, and P. Pande. 2014. Design and evaluation of technology-agnostic heterogeneous networks-on-chip. ACM Journal of Emerging Technology and Computer Systems 10, 3, 1--27.

Digital Library

[10]

K. Deb, A. Pratap, S. Agarwal, and T. Meyarivan. 2002. A fast and elitist multiobjective genetic algorithm: NSGA-II. IEEE Transactions on Evolutionary Computing 6, 2, 182--197.

Digital Library

[11]

S. Deb, K. Chang, and X. Yu, et al. 2013. Design of an energy-efficient CMOS-compatible NoC architecture with millimeter-wave wireless interconnects. IEEE Transactions on Computing 62, 12, 2382--2396.

Digital Library

[12]

S. Deb, A. Ganguly, P. P. Pande, B. Belzer, and D. Heo. 2012. Wireless NoC as interconnection backbone for multicore chips: Promises and challenges. IEEE Journal on Emerging Selected Topics in Circuits and Systems 2, 2, 228--239.

[13]

K. Dejong. 2002. Evolutionary Computation (1st. Ed.). MIT Press.

Digital Library

[14]

A. DeOrio, D. Fick, and V. Bertacco, et al. 2012. A reliable routing architecture and algorithm for NoCs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 31, 5, 726--739.

Digital Library

[15]

J. Duato, S. Yalamanchili, and L. M. Ni. 2003. Interconnection Networks: An Engineering Approach. Morgan Kaufmann.

Digital Library

[16]

B. S. Feero and P. P. Pande. 2009. Networks-on-chip in a three-dimensional environment: A performance evaluation. IEEE Trans. Comput. 58, 1 (Jan. 2009), 32--45.

Digital Library

[17]

C. Feng, Z. Lu, A. Jantsch, M. Zhang, and Z. Xing. 2013. Addressing transient and permanent faults in NoC with efficient fault-tolerant deflection router. IEEE Transactions on Very Large Scale Integrated Systems 21, 6, 1053--1066.

Digital Library

[18]

R. W. Floyd. 1962. Algorithm 97: Shortest path. Communications of the ACM 5, 6, 345.

Digital Library

[19]

R. M. Francis. 2009. Exploring Networks-On-Chip for FPGAs. Ph.D. Dissertation. University of Cambridge.

[20]

B. Fu, Y. Han, H. Li, and X. Li. 2014. ZoneDefense: A fault-tolerant routing for 2-D meshes without virtual channels. IEEE Transactions on Very Large Scale Integrated Systems 22, 1, 113--126.

Digital Library

[21]

A. Ganguly, K. Chang, S. Deb, P. P. Pande, B. Belzer, and C. Teuscher. 2011a. Scalable hybrid wireless network-on-chip architectures for multicore systems. IEEE Transactions on Computing 60, 10, 1485--1502.

Digital Library

[22]

A. Ganguly, P. Pande, B. Belzer, and A. Nojeh. 2011b. A unified error control coding scheme to enhance the reliability of a hybrid wireless network-on-chip. In Proceedings of the 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, IEEE, 277--285.

Digital Library

[23]

A. Ganguly, P. Wettin, K. Chang, and P. Pande. 2011c. Complex network inspired fault-tolerant NoC architectures with wireless links. In Proceedings of the 5th ACM/IEEE International Symposium on Networks-on-Chip (NOCS’11), New York: ACM Press, 169.

Digital Library

[24]

M. Hayenga, D. R. Johnson, and M. Lipasti. 2010. Pitfalls of orion-based simulation. ORION 35, 0--40.

[25]

ITRS Edition. 2009. Retrieved November 2, 2014 from http://www.itrs.net/Links/2009itrs/home2009.htm.

[26]

A. B. Kahng, B. Li, L.-S. Peh, and K. Samadi. 2009. ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration. In Proceedings of the 2009 Design, Automation and Test in Europe Conference and Exhibition, 423--428.

Digital Library

[27]

A. B. Kaplan. 2008. Architectural Integration of RF-Interconnect to Enhance On-Chip Communication for Many-Core Chip Multiprocessors. Ph.D. Dissertation. University of California, Los Angeles.

Digital Library

[28]

K. Kempa, J. Rybczynski, and Z. Huang, et al. 2007. Carbon nanotubes as optical antennae. Advanced Materials 19, 3, 421--426.

[29]

S. Khuller and B. Raghavachari. 2010. Basic graph algorithms. In Algorithms and Theory of Computation Handbook. Chapman & Hall/CRC, 7--7.

Digital Library

[30]

S. Khuller and U. Vishkin. 1994. Biconnectivity approximations and graph carvings. Journal of the ACM 41, 2, 214--235.

Digital Library

[31]

S.-B. Lee, L. Zhang, and J. Cong, et al. 2009. A scalable micro wireless interconnect structure for CMPs. In Proceedings of the 15th Annual International Conference on Mobile Computing and Networking (MobiCom’09), New York: ACM Press, 217.

Digital Library

[32]

W. Liu, J. Xu, and X. Wu, et al. 2011. A NoC traffic suite based on real applications. In 2011 IEEE Computer Society Annual Symposium on VLSI, IEEE, 66--71.

Digital Library

[33]

E. L. Lloyd. 2010. Fault-tolerant relay node placement in heterogeneous wireless sensor networks. IEEE IEEE Transactions on Mobile Computing 9, 5, 643--656.

Digital Library

[34]

I. Loi, F. Angiolini, and L. Benini. 2009. Synthesis of low-overhead configurable source routing tables for network interfaces. In Proceedings of the 2009 Design, Automation and Test in Europe Conference and Exhibition, 262--267.

Digital Library

[35]

O. Lysne, T. Skeie, S.-A. Reinemo, and I. Theiss. 2006. Layered routing in irregular networks. IEEE Transactions on Parallel Distributed Systmes 17, 1, 51--65.

Digital Library

[36]

T. Majumder, P. P. Pande, and A. Kalyanaraman. 2013. Network-on-chip with long-range wireless links for high-throughput scientific computation. In Proceedings of the 2013 IEEE International Symposium on Parallel & Distributed Processing, Workshops and PhD Forum. IEEE, 781--790.

Digital Library

[37]

R. Manevich, L. Polishuk, I. Cidon, and A. Kolodny. 2014. Designing single-cycle long links in hierarchical NoCs. Microprocessors and Microsystems 38, 8, 814--825.

Digital Library

[38]

R. Marculescu and P. Bogdan. 2007. The chip is the network: Toward a science of network-on-chip design. Foundations and Trends® in Electronic Design Automation 2, 4, 371--461.

[39]

D. Matolak, A. Kodi, S. Kaya, D. Ditomaso, S. Laha, and W. Rayess. 2012. Wireless networks-on-chips: Architecture, wireless channel, and devices. IEEE Wireless Communications 19, 5, 58--65.

[40]

H. Matsutani, P. Bogdan, and R. Marculescu, et al. 2013. A case for wireless 3D NoCs for CMPs. In Proceedings of the 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC). IEEE, 23--28.

[41]

A. Mejia, M. Palesi, and J. Flich, et al. 2009. Region-based routing: A mechanism to support efficient routing algorithms in NoCs. IEEE Transactions on Very Large Scale Integrated Systems 17, 3, 356--369.

Digital Library

[42]

A. More and B. Taskin. 2012. A unified design methodology for a hybrid wireless 2-D NoC. In Proceedings of the 2012 IEEE International Symposium on Circuits and Systems. IEEE, 640--643.

[43]

J. Murray, T. Lu, P. Wettin, P. P. Pande, and B. Shirazi. 2014. Dual-level DVFS-enabled millimeter-wave wireless NoC architectures. ACM Journal of Emerging Technologies and Computer Systems 10, 4, 1--27.

Digital Library

[44]

A. Nojeh, P. Pande, A. Ganguly, S. Sheikhaei, B. Belzer, and A. Ivanov. 2008. Reliability of wireless on-chip interconnects based on carbon nanotube antennas. In Proceedings of the 2008 IEEE 14th International Mixed-Signals, Sensors, and Systems Test Workshop. IEEE, 1--6.

Digital Library

[45]

K. K. O, K. Kim, and B. A. Floyd, et al. 2005. On-chip antennas in silicon ICs and their application. IEEE Transactions on Electronic Devices 52, 7, 1312--1323.

[46]

U. Y. Ogras and R. Marculescu. 2006. “It's a small world after all”: NoC performance optimization via long-range link insertion. IEEE Transactions on Very Large Scale Integrated Systems 14, 7, 693--706.

Digital Library

[47]

M. Palesi, S. Kumar, and V. Catania. 2010. Leveraging partially faulty links usage for enhancing yield and performance in networks-on-chip. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 29, 3, 426--440.

Digital Library

[48]

P. P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh. 2005. Performance evaluation and design trade-offs for network-on-chip interconnect architectures. IEEE Transactions on Computing 54, 8, 1025--1040.

Digital Library

[49]

PTM - Latest models. Retrieved Novamber 2, 2014 from http://ptm.asu.edu/latest.html.

[50]

Z. Qian, P. Bogdan, C. Y. Tsui, and R. Marculescu. 2013. Performance evaluation of multicore systems: From traffic analysis to latency predictions (Embedded tutorial). In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers (ICCAD), IEEE, 82--84.

Digital Library

[51]

M. Radetzki, C. Feng, X. Zhao, and A. Jantsch. 2013. Methods for fault tolerance in networks-on-chip. ACM Computing Surveys 46, 1, 1--38.

Digital Library

[52]

P. Salihundam, S. Jain, and T. Jacob, et al. 2011. A 2 tb/s 6 4 mesh network for a single-chip cloud computer with dvfs in 45 nm cmos. IEEE Journal on Solid-State Circuits 46, 4, 757--766.

[53]

A. Shacham, K. Bergman, and L. P. Carloni. 2008. Photonic networks-on-chip for future generations of chip multiprocessors. IEEE Transactions on Computing 57, 9, 1246--1260.

Digital Library

[54]

N. Srinivas and K. Deb. 1994. Muiltiobjective optimization using nondominated sorting in genetic algorithms. Evolutionary Computing 2, 3, 221--248.

Digital Library

[55]

C. Sun, C.-H. O. Chen, and G. Kurian, et al. 2012. DSENT - A tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling. In Proceedings of the 2012 IEEE/ACM 6th International Symposium on Networks-on-Chip. IEEE, 201--210.

Digital Library

[56]

M. Sun, Y. P. Zhang, G. X. Zheng, and Yin, W.-Y. 2009. Performance of intra-chip wireless interconnect using on-chip antennas and UWB radios. IEEE Transactions on Antennas and Propagation 57, 9, 2756--2762.

[57]

A. Varga. 2001. The OMNeT++ discrete event simulation system. In Proceedings of the European Simulation Multiconference (ESM’01). 185.

[58]

V. Vijayakumaran. 2012. Adaptive Code Division Multiple Access Protocol for Wireless Network-on-Chip Architectures. Ph.D. Dissertation. Rochester Institute of Technology.

[59]

V. Vijayakumaran, M. P. Yuvaraj, N. Mansoor, N. Nerurkar, A. Ganguly, and A. Kwasinski. 2014. CDMA enabled wireless network-on-chip. ACM Journal on Emerging Technology and Computer Systems 10, 4, 1--20.

Digital Library

[60]

S. Waharte and R. Boutaba. 2006. Totally disjoint multipath routing in multihop wireless networks. In 2006 IEEE International Conference on Communications. IEEE, 5576--5581.

[61]

C. Wang, W.-H. Hu, and N. Bagherzadeh. 2012. A load-balanced congestion-aware wireless network-on-chip design for multi-core platforms. Microprocessors and Microsystems 36, 7, 555--570.

Digital Library

[62]

P. Wettin, P. P. Pande, D. Heo, B. Belzer, S. Deb, and A. Ganguly. 2013a. Design space exploration for reliable mm-wave wireless NoC architectures. In Proceedings of the 2013 IEEE 24th International Conference on Application-Specific Systems, Architectures and Processors. IEEE, 79--82.

Digital Library

[63]

P. Wettin, A. Vidapalapati, A. Gangul, and P. P. Pande. 2013b. Complex network-enabled robust wireless network-on-chip architectures. ACM Journal on Emerging Technology and Computer Systems 9, 3, 1--19.

Digital Library

[64]

R.-Y. Wu, G.-H. Chen, Y.-L. Kuo, and G. J. Chang. 2007. Node-disjoint paths in hierarchical hypercube networks. Information Sciences (NY) 177, 19, 4200--4207.

Digital Library

[65]

D. Zhao and Y. Wang. 2008a. MTNet: Design of a wireless test framework for heterogeneous nanometer systems-on-chip. IEEE Transactions on Very Large Scale Integrated Systems 16, 8, 1046--1057.

Digital Library

[66]

D. Zhao and Y. Wang. 2008b. SD-MAC: Design and synthesis of a hardware-efficient collision-free QoS-aware MAC protocol for wireless network-on-chip. IEEE Transactions on Computing 57, 9, 1230--1245.

Digital Library

[67]

D. Zhao, Y. Wang, J. Li, and T. Kikkawa. 2011. Design of multi-channel wireless NoC to improve on-chip communication capacity. In Proceedings of the 5th ACM/IEEE International Symposium on Networks-on-Chip. ACM, 177--184.

Digital Library

[68]

H. Zhu, P. P. Pande, and C. Grecu. 2007. Performance evaluation of adaptive routing algorithms for achieving fault tolerance in NoC fabrics. In Proceedings of the 2007 IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP‘07). IEEE, 42--47.

Digital Library

Cited By

Dehghani AFadaei SRavaei BRahimiZadeh K(2023)Deadline-Aware and Energy-Efficient Dynamic Task Mapping and Scheduling for Multicore Systems Based on Wireless Network-on-ChipIEEE Transactions on Emerging Topics in Computing10.1109/TETC.2023.331529811:4(1031-1044)Online publication date: Oct-2023
https://doi.org/10.1109/TETC.2023.3315298
Ouyang YXu DQian CZhou WWang QLiang H(2023)Dynamic detection of wireless interface faults and fault-tolerant routing algorithm in WiNoCIntegration10.1016/j.vlsi.2023.02.00890(236-244)Online publication date: May-2023
https://doi.org/10.1016/j.vlsi.2023.02.008
Karali ABhowmik B(2023)Wireless Router Placements for Long-Distance Communications in MoCsCSI Transactions on ICT10.1007/s40012-023-00386-x11:2-3(163-175)Online publication date: 23-Aug-2023
https://doi.org/10.1007/s40012-023-00386-x
Show More Cited By

Index Terms

A Novel Approach to Optimize Fault-Tolerant Hybrid Wireless Network-on-Chip Architectures
1. Networks
  1. Network architectures

Recommendations

Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems

Multicore platforms are emerging trends in the design of System-on-Chips (SoCs). Interconnect fabrics for these multicore SoCs play a crucial role in achieving the target performance. The Network-on-Chip (NoC) paradigm has been proposed as a promising ...
A fault-tolerant hierarchical hybrid mesh-based wireless network-on-chip architecture for multicore platforms

Wireless network on chip (WNoC) is a promising new solution for overcoming the constraints in the traditional electrical interconnections. However, the occurrence of faults has become more prevalent because of the continuous shrinkage of CMOS technology ...
Fault-Tolerant Network-on-Chip Design with Flexible Spare Core Placement
Special Issue on Emerging Networks-on-Chip and Regular Papers

Network-on-Chip (NoC) has been proposed as a promising solution to overcome the communication challenges of System-on-Chip (SoC) design in nanoscale technologies. With the advancement in the nanoscale technology, the integration density of Intellectual ...

Comments

Information & Contributors

Information

Published In

cover image ACM Journal on Emerging Technologies in Computing Systems

ACM Journal on Emerging Technologies in Computing Systems Volume 12, Issue 4

Regular Papers

July 2016

394 pages

ISSN:1550-4832

EISSN:1550-4840

DOI:10.1145/2856147

Editor:
Yuan Xie
University of California, Santa Barbara, USA

Issue’s Table of Contents

Copyright © 2016 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 15 March 2016

Accepted: 01 August 2015

Revised: 01 June 2015

Received: 01 December 2014

Published in JETC Volume 12, Issue 4

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

9
Total Citations
View Citations
221
Total Downloads

Downloads (Last 12 months)4
Downloads (Last 6 weeks)0

Reflects downloads up to 05 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Dehghani AFadaei SRavaei BRahimiZadeh K(2023)Deadline-Aware and Energy-Efficient Dynamic Task Mapping and Scheduling for Multicore Systems Based on Wireless Network-on-ChipIEEE Transactions on Emerging Topics in Computing10.1109/TETC.2023.331529811:4(1031-1044)Online publication date: Oct-2023
https://doi.org/10.1109/TETC.2023.3315298
Ouyang YXu DQian CZhou WWang QLiang H(2023)Dynamic detection of wireless interface faults and fault-tolerant routing algorithm in WiNoCIntegration10.1016/j.vlsi.2023.02.00890(236-244)Online publication date: May-2023
https://doi.org/10.1016/j.vlsi.2023.02.008
Karali ABhowmik B(2023)Wireless Router Placements for Long-Distance Communications in MoCsCSI Transactions on ICT10.1007/s40012-023-00386-x11:2-3(163-175)Online publication date: 23-Aug-2023
https://doi.org/10.1007/s40012-023-00386-x
Dehghani ARahimiZadeh K(2022)Design of a novel congestion-aware communication mechanism for wireless NoC in multicore systemsSignal and Data Processing10.52547/jsdp.19.1.4319:1(43-58)Online publication date: 1-May-2022
https://doi.org/10.52547/jsdp.19.1.43
Chatterjee NRuaro MMartin KDiguet J(2022)Mitigating Transceiver and Token Controller Permanent Faults in Wireless Network-on-Chip2022 30th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP)10.1109/PDP55904.2022.00045(238-245)Online publication date: Mar-2022
https://doi.org/10.1109/PDP55904.2022.00045
Wang QOuyang YLu YLiang HZhu D(2021)Neural Network-based Online Fault Diagnosis in Wireless-NoC SystemsJournal of Electronic Testing: Theory and Applications10.1007/s10836-021-05966-w37:4(545-559)Online publication date: 1-Aug-2021
https://dl.acm.org/doi/10.1007/s10836-021-05966-w
Dehghani A(2020)A design flow for an optimized congestion-aware application-specific wireless network-on-chip architectureFuture Generation Computer Systems10.1016/j.future.2020.01.001106:C(234-249)Online publication date: 1-May-2020
https://dl.acm.org/doi/10.1016/j.future.2020.01.001
Dehghani ARahimiZadeh K(2019)Design and performance evaluation of Mesh-of-Tree-based hierarchical wireless network-on-chip for multicore systemsJournal of Parallel and Distributed Computing10.1016/j.jpdc.2018.09.008123(100-117)Online publication date: Jan-2019
https://doi.org/10.1016/j.jpdc.2018.09.008
Mortazavi SAkbar RSafaei FRezaei A(2019)A fault-tolerant and congestion-aware architecture for wireless networks-on-chipWireless Networks10.1007/s11276-019-01962-325:6(3675-3687)Online publication date: 20-Jul-2019
https://dl.acm.org/doi/10.1007/s11276-019-01962-3

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Figures

Tables

Media

View Issue’s Table of Contents