research-article

Addressing the challenges of DBT for the ARM architecture

Authors:

José A. Baiocchi,

Bruce R. Childers,

Jack W. Davidson,

Jason D. HiserAuthors Info & Claims

ACM SIGPLAN Notices, Volume 44, Issue 7

Pages 147 - 156

https://doi.org/10.1145/1543136.1542472

Published: 19 June 2009 Publication History

Abstract

Dynamic binary translation (DBT) can provide security, virtualization, resource management and other desirable services to embedded systems. Although DBT has many benefits, its run-time performance overhead can be relatively high. The run-time overhead is important in embedded systems due to their slow processor clock speeds, simple microarchitectures, and small caches. This paper addresses how to implement efficient DBT for ARM-based embedded systems, taking into account instruction set and cache/TLB nuances. We develop several techniques that reduce DBT overhead for the ARM. Our techniques focus on cache and TLB behavior. We tested the techniques on an ARM-based embedded device and found that DBT overhead was reduced by 54% in comparison to a general-purpose DBT configuration that is known to perform well, thus further enabling DBT for a wide range of purposes.

References

[1]

Keith Adams and Ole Agesen. A comparison of software and hardware techniques for x86 virtualization,Int'l Conf. on Architectural Support for Programming Languages and Operating Systems. 2006.

Digital Library

[2]

Jose Baiocchi and Bruce Childers and Jack Davidson and Jason Hiser. Reducing Pressure in Bounded DBT Code Caches. Int'l Conf. on Compilers, Architecture, and Synthesis for Embedded Systems. 2008.

Digital Library

[3]

Jose Baiocchi, Bruce Childers, Jack Davidson, Jason Hiser and Jonathan Misurda. Fragment cache management for dynamic binary translators in embedded systems with scratchpad. Int'l Conf. on Compilers, Architecture, and Synthesis for Embedded Systems. 2007.

Digital Library

[4]

Vasanth Bala and Evelyn Duesterwald and Sanjeev Banerjia. Dynamo: a transparent dynamic optimization system. Int'l Conf. on Programming language design and implementation. 2000.

Digital Library

[5]

Giuseppe Desoli, Nikolay Mateev, Evelyn Duesterwald, Paolo Faraboschi, and Joseph Fisher. DELI: a new run-time control point. Int'l. Symp. on Microarchitecture. 2002. 1072--4451}

Digital Library

[6]

Apala Guha and Kim Hazelwood and Mary Lou Soffa. Reducing exit stub memory consumption in code caches. Int'l. Conf. on High-Performance Embedded Architectures and Compilers. 2007.

Digital Library

[7]

Suhas Gupta and Pranay Pratap and Huzur Saran and S. Arun-Kumar. Dynamic code instrumentation to detect and recover from return address corruption. Intl'l Workshop on Dynamic Systems Analysis. 2006.

Digital Library

[8]

Matthew R. Guthaus, Jeffrey S. Ringenberg, Dan Ernst, Todd M. Austin, Trevor Mudge and Richard B. Brown. MiBench: A free, commercially representative embedded benchmark suite. Workshop on Workload Characterization. 2001.

Digital Library

[9]

Kim Hazelwood and Artur Klauser. A dynamic binary instrumentation engine for the ARM architecture. Int'l. Conf. on Compilers, Architecture and Synthesis for Embedded Systems. 2006.

Digital Library

[10]

Jason Hiser, Daniel Williams, Wei Hu, Jack Davidson, Jason Mars and Bruce Childers. Evaluating Indirect Branch Handling Mechanisms in Software Dynamic Translation Systems. Int'l. Symp. on Code Generation and Optimization. 2007.

Digital Library

[11]

Wei Hu, Jason Hiser, Daniel Williams, Adrian Filipi, Jack Davidson, David Evans, John Knight, Anh Nguyen-Tuong and Jonathan Rowanhill. Secure and practical defense against code-injection attacks using software dynamic translation. Int'l. Conf. on Virtual Execution Environments. 2006.

Digital Library

[12]

Vladimir Kiriansky, Derek Bruening, Saman Amarasinghe. Secure execution via program shepherding. USENIX Security Symp. 2002.

Digital Library

[13]

Maebe, J., Ronsse, Michiel, De Bosschere, K. DIOTA: Dynamic Instrumentation, Optimization and Transformation of Applications. Compendium of Workshops and Tutorials Held in conjunction with PACT'02. 2002.

[14]

Arkaitz Ruiz-Alvarez and Kim Hazelwood. Evaluating the Impact of Dynamic Binary Translation Systems on Hardware Cache Performance. IEEE Int'l. Symp. on Workload Characterization. 2008.

[15]

Kevin Scott, Naveen Kumar, Bruce Childers, Jack Davidson and Mary Lou Soffa. Overhead reduction techniques for software dynamic translation. Int'l. Parallel and Distributed Processing Symp. 2004.

[16]

Kevin Scott, Naveen Kumar, Silva Velusamy, Bruce Childers, Jack Davidson and Mary Lou Soffa. Retargetable and reconfigurable software dynamic translation. Int'l. Symp. on Code Generation and Optimization. 2003.

Digital Library

[17]

Stacey Shogan and Bruce Childers. Compact binaries with code compression in a software dynamic translator. Int'l Conf. on Design, Automation and Test in Europe. 2004.

Digital Library

[18]

J. Smith and R. Nair. Virtual Machines: Versatile Platforms for Systems and Processes. Morgan Kaufmann Publishers Inc. 2005.

Digital Library

[19]

Swaroop Sridhar, Jonathan Shapiro, Eric Northup and Prashanth Bungale. HDTrans: an open source, low-level dynamic instrumentation system. Int'l Conf. on Virtual Execution Environments. 2006.

Digital Library

[20]

Qiang Wu, Margaret Martonosi, Douglas W. Clark, Vijay Janapa Reddi, Dan Connors, Youfeng Wu, Jin Lee and David Brooks. Dynamic-Compiler-Driven Control for Microprocessor Energy and Performance. IEEE Micro. 2006. 26.(1)

Digital Library

[21]

Qiang Wu, V.J. Reddi, Youfeng Wu, Jin Lee, Dan Connors, David Brooks, Margaret Martonosi and Douglas Clark. A dynamic compilation framework for controlling microprocessor energy and performance. Int'l. Symp. on Microarchitecture. 2005.

Digital Library

[22]

Shukang Zhou, Bruce Childers and Mary Lou Soffa. Planning for code buffer management in distributed virtual execution environments. Int'l Conf. on Virtual Execution Environments. 2005.

Digital Library

Cited By

Xie BYan YYan CTao SZhang ZLi XLan YWu XLiu TZhang TZhang F(2024)An Instruction Inflation Analyzing Framework for Dynamic Binary TranslatorsACM Transactions on Architecture and Code Optimization10.1145/364081321:2(1-25)Online publication date: 15-Jan-2024
https://dl.acm.org/doi/10.1145/3640813
Li XLan YNiu GXue FZhang F(2024)BTBench: A Benchmark for Comprehensive Binary Translation Performance Evaluation2024 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)10.1109/ISPASS61541.2024.00014(36-47)Online publication date: 5-May-2024
https://doi.org/10.1109/ISPASS61541.2024.00014
Shuja JGani ARehman MAhmed EMadani SKhan MKo K(2016)Towards native code offloading based MCC frameworks for multimedia applicationsJournal of Network and Computer Applications10.1016/j.jnca.2016.08.02175:C(335-354)Online publication date: 1-Nov-2016
https://dl.acm.org/doi/10.1016/j.jnca.2016.08.021
Show More Cited By

Index Terms

Addressing the challenges of DBT for the ARM architecture
1. Computer systems organization
  1. Embedded and cyber-physical systems
  2. Real-time systems
2. Software and its engineering
  1. Software notations and tools
    1. Compilers

Recommendations

A Retargetable System-level DBT Hypervisor
Section: Best of ATC 2019 and Regular Paper

System-level Dynamic Binary Translation (DBT) provides the capability to boot an Operating System (OS) and execute programs compiled for an Instruction Set Architecture (ISA) different from that of the host machine. Due to their performance-critical ...
Low overhead dynamic binary translation on ARM
PLDI 2017: Proceedings of the 38th ACM SIGPLAN Conference on Programming Language Design and Implementation

The ARMv8 architecture introduced AArch64, a 64-bit execution mode with a new instruction set, while retaining binary compatibility with previous versions of the ARM architecture through AArch32, a 32-bit execution mode. Most hardware implementations ...
Addressing the challenges of DBT for the ARM architecture
LCTES '09: Proceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems

Dynamic binary translation (DBT) can provide security, virtualization, resource management and other desirable services to embedded systems. Although DBT has many benefits, its run-time performance overhead can be relatively high. The run-time overhead ...

Comments

Information & Contributors

Information

Published In

cover image ACM SIGPLAN Notices

ACM SIGPLAN Notices Volume 44, Issue 7

LCTES '09

July 2009

176 pages

ISSN:0362-1340

EISSN:1558-1160

DOI:10.1145/1543136

Issue’s Table of Contents

LCTES '09: Proceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
June 2009
188 pages
ISBN:9781605583563
DOI:10.1145/1542452
General Chair:
Christoph Kirsch
University of Salzburg, Austria
,
Program Chair:
Mahmut Kandemir
Pennsylvania State University, USA

Copyright © 2009 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 19 June 2009

Published in SIGPLAN Volume 44, Issue 7

Check for updates

Author Tags

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

33
Total Citations
View Citations
575
Total Downloads

Downloads (Last 12 months)12
Downloads (Last 6 weeks)2

Reflects downloads up to 15 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Xie BYan YYan CTao SZhang ZLi XLan YWu XLiu TZhang TZhang F(2024)An Instruction Inflation Analyzing Framework for Dynamic Binary TranslatorsACM Transactions on Architecture and Code Optimization10.1145/364081321:2(1-25)Online publication date: 15-Jan-2024
https://dl.acm.org/doi/10.1145/3640813
Li XLan YNiu GXue FZhang F(2024)BTBench: A Benchmark for Comprehensive Binary Translation Performance Evaluation2024 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)10.1109/ISPASS61541.2024.00014(36-47)Online publication date: 5-May-2024
https://doi.org/10.1109/ISPASS61541.2024.00014
Shuja JGani ARehman MAhmed EMadani SKhan MKo K(2016)Towards native code offloading based MCC frameworks for multimedia applicationsJournal of Network and Computer Applications10.1016/j.jnca.2016.08.02175:C(335-354)Online publication date: 1-Nov-2016
https://dl.acm.org/doi/10.1016/j.jnca.2016.08.021
Ma RGuan HZhu EYang HYang YLiang A(2011)Partitioning the Conventional DBT System for MultiprocessorsJournal of Computer Science and Technology10.1007/s11390-011-1148-126:3(474-490)Online publication date: 12-May-2011
https://doi.org/10.1007/s11390-011-1148-1
Lai JYang W(2022)Hyperchaining for LLVM-Based Binary Translators on the x86-64 PlatformJournal of Signal Processing Systems10.1007/s11265-022-01803-194:12(1569-1589)Online publication date: 5-Sep-2022
https://doi.org/10.1007/s11265-022-01803-1
Spink TWagstaff HFranke BDan TDahlia M(2019)A retargetable system-level DBT hypervisorProceedings of the 2019 USENIX Conference on Usenix Annual Technical Conference10.5555/3358807.3358850(505-520)Online publication date: 10-Jul-2019
https://dl.acm.org/doi/10.5555/3358807.3358850
Chen JYang WHsu WShen BOu Q(2017)On Static Binary Translation of ARM/Thumb Mixed ISA BinariesACM Transactions on Embedded Computing Systems10.1145/299645816:3(1-25)Online publication date: 28-Mar-2017
https://dl.acm.org/doi/10.1145/2996458
d'Antras AGorgovan CGarside JLuján M(2016)Optimizing Indirect Branches in Dynamic Binary TranslatorsACM Transactions on Architecture and Code Optimization10.1145/286657313:1(1-25)Online publication date: 5-Apr-2016
https://dl.acm.org/doi/10.1145/2866573
(2016)Evaluation of dynamic binary translation techniques for full system virtualisation on ARMv7-AJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2016.03.00165:C(30-45)Online publication date: 1-Apr-2016
https://dl.acm.org/doi/10.1016/j.sysarc.2016.03.001
Guo YYang WChen JLee J(2016)Translating the ARM Neon and VFP instructions in a binary translatorSoftware—Practice & Experience10.1002/spe.239446:12(1591-1615)Online publication date: 1-Dec-2016
https://dl.acm.org/doi/10.1002/spe.2394
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Issue’s Table of Contents