Abstract
The appropriate flit size for deflection routing based NoCs is crucial.Compared to packet switched NoCs, the flit size can be considerably larger.TwoPhases, an alternating transmission scheme for deflection routing is proposed.This transmission schemes improves the ratio of routing overhead to pay-load.For uniform message sizes, TwoPhases outperforms existing approaches. Deflection routing is a promising approach for energy and hardware efficient Network-on-Chips (NoCs). As packet switching cannot be deployed for deflection routing based NoCs, an appropriate link width for such NoCs is crucial. Further, the most appropriate link width can be considerably larger, compared to packet switched NoCs. In this paper, we present a new alternating transmission scheme for deflection routing which allows smaller link widths. Simulations and theoretical comparisons with existing basic transmission methods show that our approach outperforms the existing approaches for high injection rates and uniform packet sizes.
References
[1]
A.B. Kahng, B. Li, L.-S. Peh, K. Samadi, Orion 2.0: a power-area simulator for interconnection networks, IEEE Trans. Very Large Scale Integr. Syst., 20 (2012) 191-196.
[2]
J. Lee, C. Nicopoulos, S.J. Park, M. Swaminathan, J. Kim, Do we need wide flits in networks-on-chip?, Institute of Electrical & Electronics Engineers (IEEE), 2013.
[3]
P. Gratz, C. Kim, R. McDonald, S.W. Keckler, D. Burger, Implementation and evaluation of on-chip network architectures, IEEE, Institute of Electrical & Electronics Engineers (IEEE), 2006.
[4]
D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J.F. Brown III, A. Agarwal, On-chip interconnection architecture of the tile processor, IEEE Micro, 27 (2007) 15-31.
[5]
T. Moscibroda, O. Mutlu, A case for bufferless routing in on-chip networks, ACM, 2009.
[6]
W.J. Dally, B.P. Towles, Principles and Practices of Interconnection Networks, Elsevier, 2004.
[7]
C. Fallin, C. Craik, O. Mutlu, Chipper: a low-complexity bufferless deflection router, Institute of Electrical & Electronics Engineers (IEEE), 2011.
[8]
C. Fallin, C. Craik, O. Mutlu, CHIPPER: a low-complexity bufferless deflection router, Carnegie Mellon University, 2010.
[9]
A. Runge, Fault-tolerant network-on-chip based on fault-aware flits and deflection routing, ACM, Association for Computing Machinery (ACM), 2015.
[10]
Y. Ghidini, M. Moreira, L. Brahm, T. Webber, N. Calazans, C. Marcon, Lasio 3d noc vertical links serialization: evaluation of latency and buffer occupancy, IEEE, Institute of Electrical & Electronics Engineers (IEEE), 2013.
[11]
C. Chen, Y. Lu, S.D. Cotofana, A novel flit serialization strategy to utilize partially faulty links in networks-on-chip, IEEE, Institute of Electrical & Electronics Engineers (IEEE), 2012.
[12]
R. Hesse, J. Nicholls, N.E. Jerger, Fine-grained bandwidth adaptivity in networks-on-chip using bidirectional channels, IEEE, Institute of Electrical & Electronics Engineers (IEEE), 2012.
[13]
Z.J. Yang, A. Kumar, Y. Ha, An area-efficient dynamically reconfigurable spatial division multiplexing network-on-chip with static throughput guarantee, IEEE, Institute of Electrical & Electronics Engineers (IEEE), 2010.
[14]
T.T. Ye, L. Benini, G.D. Micheli, Packetized on-chip interconnect communication analysis for mpsoc, IEEE, Institute of Electrical & Electronics Engineers (IEEE), 2003.
[15]
J. Hestness, B. Grot, S.W. Keckler, Netrace: dependency-driven trace-based network-on-chip simulation, ACM, New York, USA, 2010.
[16]
C. Bienia, Princeton University, 2011.
[17]
Xilinx, Ise webpack design software, 2015, {Online; accessed 22-June-2016}.
[18]
A.T. Tran, B.M. Baas, Design of bufferless on-chip routers providing in-order packet delivery, 2011.
[19]
J. Lee, D. Lee, S. Kim, K. Choi, Deflection routing in 3d network-on-chip with limited vertical bandwidth, ACM Trans. Des. Autom. Electron. Syst., 18 (2013) 50.
[20]
A.B. Kahng, B. Lin, S. Nath, Orion3.0: a comprehensive noc router estimation tool, Embedded Syst. Lett. IEEE, 7 (2015) 41-45.
[21]
S. Li, J.H. Ahn, R.D. Strong, J.B. Brockman, D.M. Tullsen, N.P. Jouppi, Mcpat: an integrated power, area, and timing modeling framework for multicore and manycore architectures, ACM, New York, USA, 2009.
[22]
A. Runge, R. Kolla, Consideration of the flit size for deflection routing based network-on-chips, Association for Computing Machinery (ACM), 2016.
[23]
U.Y. Ogras, J. Hu, R. Marculescu, Key research problems in noc design: a holistic perspective, ACM, 2005.
[24]
R. Marculescu, U.Y. Ogras, L.-S. Peh, N.E. Jerger, Y. Hoskote, Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 28 (2009) 3-21.
Recommendations
Consideration of the Flit Size for Deflection Routing based Network-on-Chips
AISTECS '16: Proceedings of the 1st International Workshop on Advanced Interconnect Solutions and Technologies for Emerging Computing SystemsBufferless deflection routing enables energy and hardware efficient Network-on-Chips (NoCs). However, due to the lack of buffers, packet switching can not be deployed for such NoCs. Therefore, it is crucial to determine an appropriate flit size and link ...
Dual-mode inter-router communication channel for deflection-routed networks-on-chip
Deflection routing, characterized by routing simplicity and minimal in-router buffer resources, has recently emerged as a promising approach for improving power and area efficiency of on-chip networks. With this routing strategy, packet contentions in ...
Making-a-stop: A new bufferless routing algorithm for on-chip network
In the deep submicron regime, the power and area consumed by router buffers in network-on-chip (NoC) have become a primary concern. With buffers elimination, bufferless routing is emerging as a promising solution to provide power-and-area efficiency for ...
Comments
Information & Contributors
Information
Published In
Copyright © Elsevier B.V.
Publisher
Elsevier North-Holland, Inc.
United States
Publication History
Published: 01 April 2017
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 27 Dec 2024