Article

Free access

A comparison of CMOS implementations of an asynchronous circuits primitive: the C-element

Authors:

M. Shams,

J. Ebergen,

M. ElmasryAuthors Info & Claims

ISLPED '96: Proceedings of the 1996 international symposium on Low power electronics and design

Pages 93 - 96

Published: 12 August 1996 Publication History

PDF eReader

References

[1]

I. E. Sutherland, "Micropipelines," Communications of the ACM, vol. 32, pp. 720-738, June 1989.

Digital Library

Google Scholar

[2]

A. J. Martin, S. M. Burns, T. K. Lee, D. Borkovic, and P. J. Hazewindus, "The design of an asynchronous microprocessor," in Advanced Research in VLSI: Proceedings of the Decennial Caltech Conference on VLSI (C. L. Seitz, ed.), pp. 351-373, MIT Press, 1989.

Digital Library

Google Scholar

[3]

S. Furber, "Computing without clocks: Micropipelining the ARM processor," in Proceedings Banff VIII Workshop: Asynchronous Digital Circuit Design (G. Birtwistle and A. Davis, eds.), Workshops in Computing, Springer-Verlag, 1995.

Google Scholar

[4]

K. van Berkel, R. Burgess, J. Kessels, A. Peeters, M. Roncken, and F. Schalij, "A fully-asynchronous lowpower error corrector for the DCC player," in International Solid State Circuits Conference, pp. 88-89, Feb. 1994.

Google Scholar

[5]

K. van Berkel, "VLSI programming of asynchronous circults for low power," in Proceedings Banff VIII Workshop: Asynchronous Digital Circuit Design (G. Birtwistle and A. Davis, eds.), Workshops in Computing, Springer-Verlag, 1995.

Google Scholar

[6]

D. E. Muller and W. S. Bartky, "A theory of asynchronous circuits," in Proceedings of an International Symposium on the Theory of Switching, pp. 204-243, Harvard University Press, Apr. 1959.

Google Scholar

[7]

A.J. Martin, "Formal program transformations for VLSI circuit synthesis," in Formal Development of Programs and Proofs (E. W. Dijkstra, ed.), UT Year of Programming Series, pp. 59-80, Addis~n-Wesley' 1989.

Digital Library

Google Scholar

[8]

K. van Berkel, "Beware the isochronic fork," Integration, the VLSIjournal, vol. 13, pp. 103-128, June 1992.

Digital Library

Google Scholar

Cited By

View all

Sharma KKhatri SBehjat LHan JVelev MChen D(2017)A Robust C-element Design with Enhanced Metastability PerformanceProceedings of the Great Lakes Symposium on VLSI 201710.1145/3060403.3060425(95-100)Online publication date: 10-May-2017
https://dl.acm.org/doi/10.1145/3060403.3060425
Sharma S(2016)Power and delay analysis of various C-element topologiesProceedings of the 7th International Conference on Computing Communication and Networking Technologies10.1145/2967878.2973278(1-5)Online publication date: 6-Jul-2016
https://dl.acm.org/doi/10.1145/2967878.2973278
Biswal PMishra KBiswas SKapoor H(2015)A discrete event system approach to online testing of speed independent circuitsVLSI Design10.1155/2015/6517852015(5-5)Online publication date: 1-Jan-2015
https://dl.acm.org/doi/10.1155/2015/651785
Show More Cited By

Index Terms

A comparison of CMOS implementations of an asynchronous circuits primitive: the C-element
1. Hardware

Recommendations

Quaternary CMOS Combinational Logic Circuits
ICIMT '09: Proceedings of the 2009 International Conference on Information and Multimedia Technology

Good Characteristics and advantages of multi-valued logic (MVL) electronic systems and circuits are created great interest for its practical implementation. This paper presents voltage mode quaternary CMOS circuit design using 90nm technology. Basic ...
Designing Asynchronous Circuits using NULL Convention Logic (NCL)
From Multi-Valued Current Mode CMOS Circuits to Efficient Voltage Mode CMOS Arithmetic Operators
ISMVL '95: Proceedings of the 25th International Symposium on Multiple-Valued Logic

Abstract: We show that a 3-valued current mode CMOS 2-input BSC adder can be converted into a CMOS binary 4-2 counter or into a 1-digit Avizienis-like adder using a redundant number representation. Using a current mode algorithm to derive binary CMOS ...

Comments

Information & Contributors

Information

Published In

ISLPED '96: Proceedings of the 1996 international symposium on Low power electronics and design

August 1996

390 pages

ISBN:0780335716

Publisher

IEEE Press

Publication History

Published: 12 August 1996

Check for updates

Qualifiers

Article

Conference

ISLPED96

Sponsor:

SIGDA
IEEE-SSCS
IEEE-CAS

ISLPED96: 1996 International Symposium on Low Power Electronics & Design

August 12 - 14, 1996

California, Monterey, USA

Acceptance Rates

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
363
Total Downloads

Downloads (Last 12 months)19
Downloads (Last 6 weeks)4

Reflects downloads up to 03 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Sharma KKhatri SBehjat LHan JVelev MChen D(2017)A Robust C-element Design with Enhanced Metastability PerformanceProceedings of the Great Lakes Symposium on VLSI 201710.1145/3060403.3060425(95-100)Online publication date: 10-May-2017
https://dl.acm.org/doi/10.1145/3060403.3060425
Sharma S(2016)Power and delay analysis of various C-element topologiesProceedings of the 7th International Conference on Computing Communication and Networking Technologies10.1145/2967878.2973278(1-5)Online publication date: 6-Jul-2016
https://dl.acm.org/doi/10.1145/2967878.2973278
Biswal PMishra KBiswas SKapoor H(2015)A discrete event system approach to online testing of speed independent circuitsVLSI Design10.1155/2015/6517852015(5-5)Online publication date: 1-Jan-2015
https://dl.acm.org/doi/10.1155/2015/651785
Trevisan MArendt MZiesemer AReis RCalazans NDavid EOrdonez Mde Azevedo RKinget P(2014)Automated Synthesis of Cell Libraries for Asynchronous CircuitsProceedings of the 27th Symposium on Integrated Circuits and Systems Design10.1145/2660540.2660984(1-7)Online publication date: 1-Sep-2014
https://dl.acm.org/doi/10.1145/2660540.2660984
Li YWang ZRuan JDai K(2007)A low-power globally synchronous locally asynchronous FFT processorProceedings of the Third international conference on High Performance Computing and Communications10.5555/2401945.2401971(168-179)Online publication date: 26-Sep-2007
https://dl.acm.org/doi/10.5555/2401945.2401971
Yong XRunde ZTang T(2005)Single-track asynchronous pipeline controller designProceedings of the 2005 Asia and South Pacific Design Automation Conference10.1145/1120725.1121012(764-768)Online publication date: 18-Jan-2005
https://dl.acm.org/doi/10.1145/1120725.1121012

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Quaternary CMOS Combinational Logic Circuits

Designing Asynchronous Circuits using NULL Convention Logic (NCL)

From Multi-Valued Current Mode CMOS Circuits to Efficient Voltage Mode CMOS Arithmetic Operators