article

Free access

On the limits of program parallelism and its smoothability

Authors:

Kevin B. Theobald,

Guang R. Gao,

Laurie J. HendrenAuthors Info & Claims

ACM SIGMICRO Newsletter, Volume 23, Issue 1-2

Pages 10 - 19

https://doi.org/10.1145/144965.144977

Published: 10 December 1992 Publication History

PDF eReader

References

[1]

A. Agarwal, B. H. Lim, D. Kranz, and J. Kubiatowicz, "APRIL: A processor architecture for multiprocessing," in Proc. of ISCA-17, Seattle, Washington, pp. 104-114, May 1990.

Digital Library

Google Scholar

[2]

T. M. Austin and G. S. Sohi, "Dynamic dependence analysis of ordinary programs," in Proc. of ISCA-19, G01d Coast, Australia, pp. 342-351, May 1992.

Digital Library

Google Scholar

[3]

M. Butler, T.-Y. Yeh, Y. Part, M. Alsup, H. Scales, and M. Shebanow, "Single instruction stream parallelism is greater than two," in Proc. of ISCA-18, Toronto, Ont., pp. 276-286, May 1991.

Digital Library

Google Scholar

[4]

D. E. Culler, A. Sah, K. E. Schauser, T. yon Eiken, and J. Wawrzynek, "Fine-grain parallelism with minimal hardware support: A compiler-controlled threaded abstract machine," in Proc. of ASPLOS- iV, Santa Clara, Calif., pp. 164-175, Apr. 1991.

Digital Library

Google Scholar

[5]

W. J. Dally, L. Chao, A. Chien, S. Hassoun, W. Horwat, J. Kaplan, P. Song, B. Totty, and W Wills, rchltecture of a message-driven processor,'' in Proc. of ISCA-14, Pittsburgh, Pennsylvania, pp. 189-195, Jun. 1987.

Digital Library

Google Scholar

[6]

N. P. Jouppi and D. W. Wall, "Available instruction-level parallelism for superscalar and superpipelined machines," in Proc. of ASPLOS- III, Boston, Mass., pp. 272-282, Apr. 1989.

Digital Library

Google Scholar

[7]

D. j. Kuck, R. Kuhn, D. Padua, B. Leasure, and M. Wolfe, "Dependence graphs and compiler optimizations," in Conf. Rec. of POPL-8, pp. 207-218, Jan. 1981.

Digital Library

Google Scholar

[8]

D. J. Kuck, Y. Muraoka, and S. C. Chen, "On the number of operations simultaneously executable in FORTRAN-like programs and their resulting speed-up," IEEE-TC, vol. C-21, pp. 1293-1310, Dec. 1972.

Google Scholar

[9]

M. Kumar, "Measuring parallelism in computation-intensive scientific/engineering applications," IEEE-TC, vol. C-37, pp. 1088-1098, Sep. 1988.

Digital Library

Google Scholar

[10]

M. S. Lam and R. P. Wilson, "Limits of control flow on parallelism," in Proc. of ISCA-19, Gold Coast, Australia, pp. 46-57, May 1992.

Digital Library

Google Scholar

[11]

A. Nicolau and J. A. Fisher, "Measuring the parallelism available for very long instruction word architectures," IEEE-TC, vol. C-33, pp. 968-976, Nov. 1984.

Google Scholar

[12]

R. Nikhil and Arvind, "Can dataflow subsume von Neumann computing?" in Proc. of ISCA-16, Jerusalem, Israel, pp. 262-272, May-Jun. 1989.

Digital Library

Google Scholar

[13]

G. M. Papadopoulos and D. E. Culler, "Monsoon: An explicit token-store architecture," in Proc. of ISUA-17, Seattle, Wash., pp. 82-91, May 1990.

Digital Library

Google Scholar

[14]

E. M. Riseman and C. C. Foster, "The inhibition of potential parallelism by conditional jumps," {EEE-TC, vol. C-21, pp. 1405-1411, Dec. 1972.

Google Scholar

[15]

J. E. Smith, "A study of branch prediction strategies,'' in Proc. of ISCA-8, Minneapolis, Minnesota, pp. 135-148, May 1981.

Digital Library

Google Scholar

[16]

K. B. Theobald, G. R. Gao, and L. J. Hen dren, "On the limits of program parallelism and its smoothability," ACAPS Tech. Memo 40, Sch. of Comp. Sci., McGill U., Montrdal, Qua., Jun. 1992.

Google Scholar

[17]

G. S. Tjaden and M. J. Flynn, "Detection and parallel execution of independent instructions," IEEE-TC, vol. C-19, pp. 889-895, Oct. 1970.

Google Scholar

[18]

D. W. Wall, "Limits of instruction-level parallelism,'' in Proc. of ASPLOS-IV, Santa Clara, California, pp. 176-188, Apr. 1991.

Digital Library

Google Scholar

Cited By

View all

Zhang XJones TCampanoni S(2021)Quantifying the Semantic Gap Between Serial and Parallel Programming2021 IEEE International Symposium on Workload Characterization (IISWC)10.1109/IISWC53511.2021.00024(151-162)Online publication date: Nov-2021
https://doi.org/10.1109/IISWC53511.2021.00024
Shao YBrooks D(2015)Research Infrastructures for Hardware AcceleratorsSynthesis Lectures on Computer Architecture10.2200/S00677ED1V01Y201511CAC03410:4(1-99)Online publication date: 18-Nov-2015
https://doi.org/10.2200/S00677ED1V01Y201511CAC034
Malazgirt GYurdakul ANiar S(2015)Customizing VLIW processors from dynamically profiled execution tracesMicroprocessors & Microsystems10.1016/j.micpro.2015.09.00539:8(656-673)Online publication date: 1-Nov-2015
https://dl.acm.org/doi/10.1016/j.micpro.2015.09.005
Show More Cited By

Recommendations

On the limits of program parallelism and its smoothability
MICRO 25: Proceedings of the 25th annual international symposium on Microarchitecture
Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading

To achieve high performance, contemporary computer systems rely on two forms of parallelism: instruction-level parallelism (ILP) and thread-level parallelism (TLP). Wide-issue super-scalar processors exploit ILP by executing multiple instructions from a ...
Characterization of ILP Distribution for NASA NAS Parallel Benchmarks

A characterization study of analyzing dynamic instruction traces to characterize program parallelism is conducted. This study supports that the experimental design of supercomputer and parallel computers calls for quantifiable methods to evaluate the ...

Comments

Information & Contributors

Information

Published In

ACM SIGMICRO Newsletter Volume 23, Issue 1-2

Dec. 1992

300 pages

ISSN:1050-916X

DOI:10.1145/144965

Editor:
Wen-mei Hwu

Issue’s Table of Contents

MICRO 25: Proceedings of the 25th annual international symposium on Microarchitecture
December 1992
301 pages
ISBN:0818631759
Chairman:
Wen-mei Hwu

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 10 December 1992

Published in SIGMICRO Volume 23, Issue 1-2

Check for updates

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

32
Total Citations
View Citations
620
Total Downloads

Downloads (Last 12 months)92
Downloads (Last 6 weeks)11

Reflects downloads up to 23 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Zhang XJones TCampanoni S(2021)Quantifying the Semantic Gap Between Serial and Parallel Programming2021 IEEE International Symposium on Workload Characterization (IISWC)10.1109/IISWC53511.2021.00024(151-162)Online publication date: Nov-2021
https://doi.org/10.1109/IISWC53511.2021.00024
Shao YBrooks D(2015)Research Infrastructures for Hardware AcceleratorsSynthesis Lectures on Computer Architecture10.2200/S00677ED1V01Y201511CAC03410:4(1-99)Online publication date: 18-Nov-2015
https://doi.org/10.2200/S00677ED1V01Y201511CAC034
Malazgirt GYurdakul ANiar S(2015)Customizing VLIW processors from dynamically profiled execution tracesMicroprocessors & Microsystems10.1016/j.micpro.2015.09.00539:8(656-673)Online publication date: 1-Nov-2015
https://dl.acm.org/doi/10.1016/j.micpro.2015.09.005
Shao YReagen BWei GBrooks D(2014)AladdinACM SIGARCH Computer Architecture News10.1145/2678373.266568942:3(97-108)Online publication date: 16-Oct-2014
https://doi.org/10.1145/2678373.2665689
Potter RSteven G(2005)Investigating the limits of fine-grained parallelism in a statically scheduled superscalar architectureEuro-Par'96 Parallel Processing10.1007/BFb0024777(779-788)Online publication date: 10-Jun-2005
https://doi.org/10.1007/BFb0024777
Vadlapatla SFranklin M(1999)Performance Benefits of Exploiting Control IndependenceHigh Performance Computing – HiPC’9910.1007/978-3-540-46642-0_5(33-37)Online publication date: 1999
https://doi.org/10.1007/978-3-540-46642-0_5
Gonzalez JGonzalez A(1998)Data value speculation in superscalar processorsMicroprocessors and Microsystems10.1016/S0141-9331(98)00086-622:6(293-301)Online publication date: Nov-1998
https://doi.org/10.1016/S0141-9331(98)00086-6
Ebcioglu KSan I(2022)Highly Parallel Multi-FPGA System Compilation from Sequential C/C++ Code in the AWS CloudACM Transactions on Reconfigurable Technology and Systems10.1145/350769815:4(1-42)Online publication date: 8-Aug-2022
https://dl.acm.org/doi/10.1145/3507698
Bai TDing CLi PBalaji PXu C(2015)Assessing safe task parallelism in SPEC 2006 INTProceedings of the 15th IEEE/ACM International Symposium on Cluster, Cloud, and Grid Computing10.1109/CCGrid.2015.159(402-411)Online publication date: 4-May-2015
https://dl.acm.org/doi/10.1109/CCGrid.2015.159
Shao YReagen BWei GBrooks DYew PZhai AKeckler S(2014)AladdinProceeding of the 41st annual international symposium on Computer architecuture10.5555/2665671.2665689(97-108)Online publication date: 14-Jun-2014
https://dl.acm.org/doi/10.5555/2665671.2665689
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

On the limits of program parallelism and its smoothability

Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading

Characterization of ILP Distribution for NASA NAS Parallel Benchmarks