research-article

Data locality enhancement for CMPs

Author:

Mahmut KandemirAuthors Info & Claims

ICCAD '07: Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design

Pages 155 - 159

Published: 05 November 2007 Publication History

Abstract

As chip multiprocessors (CMPs) are being increasingly used in embedded computing, optimizing data locality considering interprocessor interactions is becoming critical. To address this problem, this paper proposes a new abstraction called the interprocessor data reuse vector, which captures the reuse distance (in terms of loop iterations) between successive accesses to a given data element from different processors. Based on this reuse vector, we then present a data locality optimization scheme. A unique characteristic of this scheme is that it allows application of different transformations to different processors of the CMP if this helps improve locality of data shared across processors. We automated our approach within an optimizing compiler and collected statistics using eight application codes. Our results indicate that the proposed code restructuring is very effective in practice (about 9% savings in performance over a standard data locality optimizer).

References

[1]

V. Agarwal, M. Hrishikesh, S. Keckler, and D. Burger. Clock Rate Versus IPC: The End of the Road for Conventional Microarchitectures. In Proc. the 27th International Symposium on Computer Architecture, June 2000.

Digital Library

[2]

G. Ascia, V. Catania, and M. Palesi. Multi-objective mapping for mesh-based NoC architectures. In Proc. International Conference on Hardware/Software Codesign and System Synthesis, Sept. 2004.

Digital Library

[3]

K. Chakraborty, P. M. Wells, and G. S. Sohi. Computation spreading: employing hardware migration to specialize cmp cores on-the-fly. In Proc. the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, 2006.

Digital Library

[4]

A. Darte and Y. Robert. Constructive methods for scheduling uniform loop nests. IEEE Transactions Parallel and Distributed Systems, 5(8): 814--822, 1994.

Digital Library

[5]

L. Hammond, M. Willey, and K. Olukotun. Data speculation support for a chip multiprocessor. In ASPLOS-VIII: Proceedings of the eighth international Conference on Architectural Support for Programming Languages and Operating Systems, 1998.

Digital Library

[6]

J. Hu and R. Marculescu. Energy- and performance-aware mapping for regular NoC architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(4), Apr. 2005.

Digital Library

[7]

J. Kahle, M. Day, H. Hofstee, C. Johns, T. Maeurer, and D. Shippy. Introduction to the Cell Multiprocessor. IBM Journal of Research and Development, 49(4--5), 2005.

Digital Library

[8]

T. Kempf, M. Doerper, R. Leupers, G. Ascheid, H. Meyr, T. Kogel, and B. Vanthournout. A modular simulation framework for spatial and temporal task mapping onto multi-processor soc platforms. In Proc. the Conference on Design, Automation and Test in Europe, pages 876--881, 2005.

Digital Library

[9]

P. Kongetira, K. Aingaran, and K. Olukotun. Niagara: A 32-Way Multithreaded SPARC Processor. IEEE MICRO Magazine, Apr. 2005.

Digital Library

[10]

W. Lee, R. Barua, M. Frank, D. Srikrishna, J. Babb, V. Sarkar, and S. Amarasinghe. Space-time scheduling of instruction-level parallelism on a RAW machine. In Proc. the International Conference on Architectural Support for Programming Languages and Operating Systems, 1998.

Digital Library

[11]

R. Nagarajan, S. K. Kushwaha, D. Burger, K. S. McKinley, C. Lin, and S. W. Keckler. Static placement, dynamic issue (spdi) scheduling for edge architectures. In Proc. the International Conference on Parallel Architectures and Compilation Techniques, pages 74--84, Washington, DC, USA, 2004. IEEE Computer Society.

Digital Library

[12]

M. Ruggiero, A. Guerri, D. Bertozzi, F. Poletti, and M. Milano. Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip. In Proc. the Conference on Design, Automation and Test in Europe, pages 3--8, 2006.

Digital Library

[13]

K. Sankaralingam, R. Nagarajan, H. Liu, C. Kim, J. Huh, D. Burger, S. W. Keckler, and C. R. Moore. Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture. In Proc. the 30th Annual International Symposium on Computer Architecture, 2003.

Digital Library

[14]

Virtutech Simics. http://www.virtutech.com/

[15]

A. Smith, J. Gibson, B. Maher, N. Nethercote, B. Yoder, D. Burger, K. S. McKinle, and J. Burrill. Compiling for edge architectures. In Proc. the International Symposium on Code Generation and Optimization, pages 185--195, Washington, DC, USA, 2006. IEEE Computer Society.

Digital Library

[16]

V. Suhendra, C. Raghavan, and T. Mitra. Integrated scratchpad memory optimization and task scheduling for mpsoc architectures. In Proc. the International Conference on Compilers, Architecture and Synthesis for Embedded Systems, pages 401--410, 2006.

Digital Library

[17]

SUIF compiler system. http://suif.stanford.edu/

[18]

M. B. Taylor, J. Kim, J. Miller, D. Wentzlaff, F. Ghodrat, B. Greenwald, H. Hoffmann, P. Johnson, J.-W. Lee, W. Lee, A. Ma, A. Saraf, M. Seneski, N. Shnidman, V. Strumpen, M. Frank, S. Amarasinghe, and A. Agarwal. The RAW microprocessor: a computational fabric for software circuits and general purpose programs. IEEE Micro, 22(2), 2002.

Digital Library

[19]

M. E. Wolf and M. S. Lam. A data locality optimizing algorithm. In Proc. the International Symposium on Programming Language Design and Implementation, June 1991.

Digital Library

Cited By

Suhendra VRoychoudhury AMitra T(2010)Scratchpad allocation for concurrent embedded softwareACM Transactions on Programming Languages and Systems10.1145/1734206.173421032:4(1-47)Online publication date: 22-Apr-2010
https://dl.acm.org/doi/10.1145/1734206.1734210
Kandemir MMuralidhara SNarayanan SZhang YOzturk OAlbonesi DMartonosi MAugust DMartínez J(2009)Optimizing shared cache behavior of chip multiprocessorsProceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture10.1145/1669112.1669176(505-516)Online publication date: 12-Dec-2009
https://dl.acm.org/doi/10.1145/1669112.1669176
Kandemir MOzturk OMuralidhara S(2009)Dynamic thread and data mapping for NoC based CMPsProceedings of the 46th Annual Design Automation Conference10.1145/1629911.1630129(852-857)Online publication date: 26-Jul-2009
https://dl.acm.org/doi/10.1145/1629911.1630129
Show More Cited By

Data locality enhancement for CMPs
1. Software and its engineering
  1. Software notations and tools

Recommendations

Filtering directory lookups in CMPs

Coherence protocols consume an important fraction of power to determine which coherence action to perform. Specifically, on CMPs with shared cache and directory-based coherence protocol implemented as a duplicate of local caches tags, we have observed ...
Exploiting spatial locality in data caches using spatial footprints
Special Issue: Proceedings of the 25th annual international symposium on Computer architecture (ISCA '98)

Modern cache designs exploit spatial locality by fetching large blocks of data called cache lines on a cache miss. Subsequent references to words within the same cache line result in cache hits. Although this approach benefits from spatial locality, ...
A split data cache organization based on run-time data locality estimation

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ICCAD '07: Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design

November 2007

933 pages

ISBN:1424413826

General Chair:
Georges Gielen
ESAT-MICAS, Katholieke Univ. Leuven, Leuven, Belgium

Sponsors

CEDA: Council on Electronic Design Automation
SIGDA: ACM Special Interest Group on Design Automation
IEEE CASS/CANDE
IEEE-CS\DATC: IEEE Computer Society

Publisher

IEEE Press

Publication History

Published: 05 November 2007

Check for updates

Qualifiers

Research-article

Conference

ICCAD07

Sponsor:

CEDA
SIGDA
IEEE-CS\DATC

ICCAD07: The International Conference on Computer-Aided Design 2007

November 5 - 8, 2007

California, San Jose

Acceptance Rates

ICCAD '07 Paper Acceptance Rate 139 of 510 submissions, 27%;

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
242
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 17 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Suhendra VRoychoudhury AMitra T(2010)Scratchpad allocation for concurrent embedded softwareACM Transactions on Programming Languages and Systems10.1145/1734206.173421032:4(1-47)Online publication date: 22-Apr-2010
https://dl.acm.org/doi/10.1145/1734206.1734210
Kandemir MMuralidhara SNarayanan SZhang YOzturk OAlbonesi DMartonosi MAugust DMartínez J(2009)Optimizing shared cache behavior of chip multiprocessorsProceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture10.1145/1669112.1669176(505-516)Online publication date: 12-Dec-2009
https://dl.acm.org/doi/10.1145/1669112.1669176
Kandemir MOzturk OMuralidhara S(2009)Dynamic thread and data mapping for NoC based CMPsProceedings of the 46th Annual Design Automation Conference10.1145/1629911.1630129(852-857)Online publication date: 26-Jul-2009
https://dl.acm.org/doi/10.1145/1629911.1630129
Suhendra VRoychoudhury AMitra TGebotys CMartin G(2008)Scratchpad allocation for concurrent embedded softwareProceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis10.1145/1450135.1450145(37-42)Online publication date: 19-Oct-2008
https://dl.acm.org/doi/10.1145/1450135.1450145

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents