"A Cost-Effective Latency-Aware Memory Bus for Symmetric Multiprocessor ..."

Jongsun Kim et al. (2008)

> Home

Details and statistics

DOI: 10.1109/TC.2008.96

access: closed

type: Journal Article

metadata version: 2019-09-25

- view
  authority control:
- export record
  dblp key:
  - journals/tc/KimLCV08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/KimLCV08
Jongsun Kim, Bo-Cheng Lai, Mau-Chung Frank Chang, Ingrid Verbauwhede:
A Cost-Effective Latency-Aware Memory Bus for Symmetric Multiprocessor Systems. IEEE Trans. Computers 57(12): 1714-1719 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.