"Design and analysis of a high-speed low-power comparator with regeneration ..."

Chia-Wei Pai et al. (2024)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2023.106066

access: closed

type: Journal Article

metadata version: 2024-02-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/PaiUTI24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/PaiUTI24
Chia-Wei Pai, Ken Uchida, Munehiro Tada, Hiroki Ishikuro:
Design and analysis of a high-speed low-power comparator with regeneration enhancement and through current suppression techniques from 4 K to 300 K in 65-nm Cryo-CMOS. Microelectron. J. 144: 106066 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.