"High-speed hardware implementation of a serial-in parallel-out finite ..."

Ashkan Hosseinzadeh Namin et al. (2010)

> Home

Details and statistics

DOI: 10.1049/IET-CDS.2008.0331

access: closed

type: Journal Article

metadata version: 2020-09-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-cds/NaminLMWA10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cds/NaminLMWA10
Ashkan Hosseinzadeh Namin, Karl Leboeuf, Roberto Muscedere, Huapeng Wu, Majid Ahmadi:
High-speed hardware implementation of a serial-in parallel-out finite field multiplier using reordered normal basis. IET Circuits Devices Syst. 4(2): 168-179 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.