"High-Throughput Bit-Serial LDPC Decoder LSI Based on Multiple-Valued ..."

Naoya Onizawa, Takahiro Hanyu, Vincent C. Gaudet (2009)

> Home

Details and statistics

DOI: 10.1587/TRANSELE.E92.C.867

access: closed

type: Journal Article

metadata version: 2020-10-26

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/OnizawaHG09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/OnizawaHG09
Naoya Onizawa, Takahiro Hanyu, Vincent C. Gaudet:
High-Throughput Bit-Serial LDPC Decoder LSI Based on Multiple-Valued Asynchronous Interleaving. IEICE Trans. Electron. 92-C(6): 867-874 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.