"A soft error mitigation technique for constrained gate-level designs."

Jong Kang Park, Jong Tae Kim (2008)

> Home

Details and statistics

DOI: 10.1587/ELEX.5.698

access: open

type: Journal Article

metadata version: 2021-02-12

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ieiceee/ParkK08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieiceee/ParkK08
Jong Kang Park, Jong Tae Kim:
A soft error mitigation technique for constrained gate-level designs. IEICE Electron. Express 5(18): 698-704 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.