"A Novel Very Low Voltage Topology to implement MCML XOR Gates."

Davide Bellizia et al. (2018)

> Home

Details and statistics

DOI: 10.1109/PRIME.2018.8430320

access: closed

type: Conference or Workshop Paper

metadata version: 2018-08-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/prime/BelliziaPST18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/prime/BelliziaPST18
Davide Bellizia, Gaetano Palumbo, Giuseppe Scotti, Alessandro Trifiletti:
A Novel Very Low Voltage Topology to implement MCML XOR Gates. PRIME 2018: 157-160

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.