"A 40Gb/s multi-data-rate CMOS transceiver chipset with SFI-5 interface for ..."

Yasushi Amamiya et al. (2009)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2009.4977456

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/AmamiyaKNYYHOTYSITTONHTFK09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/AmamiyaKNYYHOTYSITTONHTFK09
Yasushi Amamiya, Shunichi Kaeriyama, Hidemi Noguchi, Zin Yamazaki, Tomoyuki Yamase, Ken'ichi Hosoya, Minoru Okamoto, Shiro Tomari, Hiroshi Yamaguchi, Hiroaki Shoda, Hironobu Ikeda, Shinji Tanaka, Tsugio Takahashi, Risato Ohhira, Arihide Noda, Ken'ichiro Hijioka, Akira Tanabe, Sadao Fujita, Nobuhiro Kawahara:
A 40Gb/s multi-data-rate CMOS transceiver chipset with SFI-5 interface for optical transmission systems. ISSCC 2009: 358-359

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.