"Many-core parallelization of fixed-point optimization of VLSI circuits ..."

Gabriel Caffarena, Daniel Ménard (2012)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-09

- view
  - electronic edition @ ieee.org
- export record
  dblp key:
  - conf/dasip/CaffarenaM12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dasip/CaffarenaM12
Gabriel Caffarena, Daniel Ménard:
Many-core parallelization of fixed-point optimization of VLSI circuits through GPU devices. DASIP 2012: 1-8

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.