"Scheduling and Timing Analysis of HW/SW On-Chip Communication in MP SoC ..."

Youngchul Cho et al. (2003)

> Home

Details and statistics

DOI: 10.1007/0-306-48709-8_10

access: closed

type: Part in Book or Collection

metadata version: 2019-07-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - books/sp/03/ChoLCYZ03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/books/sp/03/ChoLCYZ03
Youngchul Cho, Ganghee Lee, Kiyoung Choi, Sungjoo Yoo, Nacer-Eddine Zergainoh:
Scheduling and Timing Analysis of HW/SW On-Chip Communication in MP SoC Design. Embedded Software for SoC 2003: 125-136

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.