default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIntegration, Volume 82
Volume 82, January 2022
- Tai Song
, Tianming Ni, Zhengfeng Huang, Jinlei Wan:
Valid test pattern identification for VLSI adaptive test. 1-6
- Weize Yu:
Convex optimization of random dynamic voltage and frequency scaling against power attacks. 7-13 - Mehmet Ali Gulden, Ertan Zencir, Enver Çavus:
Self calibrated cooler-less microbolometer readout architecture. 14-19 - M. Mehrdad Morsali, Majid Shalchian:
Switched pseudo-current mirror inverter for low-power, thermally stable and robust ring oscillator. 20-28 - Samuel Sirois, Messaoud Ahmed Ouameur, Daniel Massicotte:
High level synthesis strategies for ultra fast and low latency matrix inversion implementation for massive MIMO processing. 29-36 - Van-Toan Tran, Quang-Kien Trinh, Van-Phuc Hoang:
A robust Euclidean metric based ID extraction method using RO-PUFs in FPGA. 37-47
- Genggeng Liu, Hongbin Huang, Zhisheng Chen, Hongxing Lin, Hui Liu, Xing Huang, Wenzhong Guo:
Design automation for continuous-flow microfluidic biochips: A comprehensive review. 48-66
- Tsung-Han Tsai, Pei-Yun Liu, Yu-He Chiou:
Hardware design for blind source separation using fast time-frequency mask technique. 67-77 - Yassin Kortli, Souhir Gabsi, Maher Jridi, Ayman Alfalou, Mohamed Atri:
Hw/Sw Co-Design technique for 2D fast fourier transform algorithm on Zynq SoC. 78-88 - Ehsan Zia, Alireza Shamsi, Jalil Mazloum:
New approach for digital calibration of pipelined analog to digital converters based on secant method. 89-95 - Meenali Janveja, Gaurav Trivedi:
An area and power efficient VLSI architecture for ECG feature extraction for wearable IoT healthcare applications. 96-103 - Heechun Park, Taewhan Kim:
Speeding-up neuromorphic computation for neural networks: Structure optimization approach. 104-114 - Lakshmi Nediyara Suresh, Bhaskar Manickam:
Design and application of CMOS active inductor in bandpass filter and VCO for reconfigurable RF front-end. 115-126 - Hernan Aparicio, Pablo Ituero, Marisa López-Vallejo:
Reference-free power supply monitor with enhanced robustness against process and temperature variations. 127-135 - M. Mohamed Asan Basiri:
Efficient VLSI architecture of 3D discrete transformation. 136-146
- Dingcheng Yang, Wenjian Yu, Xiangyun Ding, Ao Zhou, Xiaoyi Wang:
DP-Nets: Dynamic programming assisted quantization schemes for DNN compression and acceleration. 147-154
- Tsung-Han Tsai, Hsing-Chuang Liu:
Design and implementation of filterbank for MPEG-2/4 AAC system. 155-162
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-11-08 20:37 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
