"Area and Power Modeling for Networks-on-Chip with Layout Awareness."

Paolo Meloni et al. (2007)

> Home

Details and statistics

DOI: 10.1155/2007/50285

access: open

type: Journal Article

metadata version: 2020-03-27

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/MeloniLACBRB07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/MeloniLACBRB07
Paolo Meloni, Igor Loi, Federico Angiolini, Salvatore Carta, Massimo Barbaro, Luigi Raffo, Luca Benini:
Area and Power Modeling for Networks-on-Chip with Layout Awareness. VLSI Design 2007: 50285:1-50285:12 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.