"Bridging Presilicon and Postsilicon Debugging by Instruction-Based Trace ..."

Fatemeh Refan, Bijan Alizadeh, Zainalabedin Navabi (2017)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2017.2675380

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/RefanAN17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/RefanAN17
Fatemeh Refan, Bijan Alizadeh, Zainalabedin Navabi:
Bridging Presilicon and Postsilicon Debugging by Instruction-Based Trace Signal Selection in Modern Processors. IEEE Trans. Very Large Scale Integr. Syst. 25(7): 2059-2070 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.