"Write Assist Circuit to Cater Reliability and Floating Bit Line Problem of ..."

Kedar Janardan Dhori, Vinay Kumar, Harsh Rawat (2014)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2013.2288934

access: closed

type: Journal Article

metadata version: 2020-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/DhoriKR14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/DhoriKR14
Kedar Janardan Dhori, Vinay Kumar, Harsh Rawat:
Write Assist Circuit to Cater Reliability and Floating Bit Line Problem of Negative Bit Line Assist Technique for Single or Multiport Static Random Access Memory. IEEE Trans. Very Large Scale Integr. Syst. 22(11): 2350-2356 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.