"Power-aware SoC test planning for effective utilization of port-scalable ..."

Anuja Sehgal, Sudarshan Bahukudumbi, Krishnendu Chakrabarty (2008)

> Home

Details and statistics

DOI: 10.1145/1367045.1367062

access: closed

type: Journal Article

metadata version: 2022-01-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/todaes/SehgalBC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/SehgalBC08
Anuja Sehgal, Sudarshan Bahukudumbi, Krishnendu Chakrabarty:
Power-aware SoC test planning for effective utilization of port-scalable testers. ACM Trans. Design Autom. Electr. Syst. 13(3): 53:1-53:19 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.