"High-performance VLSI architecture for the Viterbi algorithm."

Montserrat Bóo et al. (1997)

> Home

Details and statistics

DOI: 10.1109/26.554365

access: closed

type: Journal Article

metadata version: 2020-09-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcom/BooABDZ97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcom/BooABDZ97
Montserrat Bóo, Francisco Argüello, Javier D. Bruguera, Ramon Doallo, Emilio L. Zapata:
High-performance VLSI architecture for the Viterbi algorithm. IEEE Trans. Commun. 45(2): 168-176 (1997)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.