"Low resource FPGA implementation based efficient image edge detector ..."

Sidharth Kashyap, Ashish Kumar Bhandari, Pushpa Giri (2024)

> Home

Details and statistics

DOI: 10.1007/S11042-023-16472-W

access: closed

type: Journal Article

metadata version: 2024-03-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mta/KashyapBG24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mta/KashyapBG24
Sidharth Kashyap, Ashish Kumar Bhandari, Pushpa Giri:
Low resource FPGA implementation based efficient image edge detector architecture. Multim. Tools Appl. 83(9): 25595-25615 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.