"A low active and leakage power SRAM using a read and write divided and ..."

Jiafeng Zhu, Na Bai, Jianhui Wu (2013)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2013.02.009

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/ZhuBW13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/ZhuBW13
Jiafeng Zhu, Na Bai, Jianhui Wu:
A low active and leakage power SRAM using a read and write divided and BIST programmable timing control circuit. Microelectron. J. 44(4): 283-291 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.