"A 1.25-GS/s 7-b SAR ADC With 36.4-dB SNDR at 5 GHz Using ..."

Athanasios Ramkaj et al. (2018)

> Home

Details and statistics

DOI: 10.1109/JSSC.2018.2822823

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/RamkajSST18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/RamkajSST18
Athanasios Ramkaj, Maarten Strackx, Michiel S. J. Steyaert, Filip Tavernier:
A 1.25-GS/s 7-b SAR ADC With 36.4-dB SNDR at 5 GHz Using Switch-Bootstrapping, USPC DAC and Triple-Tail Comparator in 28-nm CMOS. IEEE J. Solid State Circuits 53(7): 1889-1901 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.