"An 11-b 300-MS/s Double-Sampling Pipelined ADC With On-Chip Digital ..."

Takuji Miki et al. (2012)

> Home

Details and statistics

DOI: 10.1109/JSSC.2012.2216217

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/MikiMOD12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/MikiMOD12
Takuji Miki, Takashi Morie, Toshiaki Ozeki, Shiro Dosho:
An 11-b 300-MS/s Double-Sampling Pipelined ADC With On-Chip Digital Calibration for Memory Effects. IEEE J. Solid State Circuits 47(11): 2773-2782 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.