"Substrate current reduction techniques for BiCMOS DRAM."

Takayuki Kawahara et al. (1989)

> Home

Details and statistics

DOI: 10.1109/JSSC.1989.572619

access: closed

type: Journal Article

metadata version: 2024-12-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/KawaharaKHKWIHKM89
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KawaharaKHKWIHKM89
Takayuki Kawahara, Goro Kitsukawa, Hisayuki Higuchi, Yoshiki Kawajiri, Takao Watanabe, Kiyoo Itoh, Ryoichi Hori, Yutaka Kobayashi, Tetsuro Matsumoto:
Substrate current reduction techniques for BiCMOS DRAM. IEEE J. Solid State Circuits 24(5): 1381-1389 (1989)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.