"Improving SIMO-Regulated Digital SoC Energy Efficiencies Through Adaptive ..."

Chi-Hsiang Huang et al. (2022)

> Home

Details and statistics

DOI: 10.1109/JSSC.2021.3102603

access: closed

type: Journal Article

metadata version: 2024-06-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/HuangCSMPKS22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/HuangCSMPKS22
Chi-Hsiang Huang, Yidong Chen, Xun Sun, Arindam Mandal, Venkata Rajesh Pamula, Nasser A. Kurd, Visvesh S. Sathe:
Improving SIMO-Regulated Digital SoC Energy Efficiencies Through Adaptive Clocking and Concurrent Domain Control. IEEE J. Solid State Circuits 57(1): 90-102 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.