"VHDL generation from a timed extension of the formal description technique ..."

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

Carlos Delgado Kloos et al. (1993)

> Home

Details and statistics

DOI: 10.1016/0165-6074(93)90199-U

access: closed

type: Journal Article

metadata version: 2020-05-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/KloosMVFL93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/KloosMVFL93
Carlos Delgado Kloos, Tomás Pedro de Miguel Moro, Tomás Robles Valladares, Guadalberto Rabay Filho, Andrés Marín López:
VHDL generation from a timed extension of the formal description technique LOTOS within the FORMAT project. Microprocess. Microprogramming 38(1-5): 589-596 (1993)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.