"A network processor architecture for very high speed line interfaces."

Hideyuki Shimonishi, Tutomu Murase (2001)

> Home

Details and statistics

DOI: 10.1109/JCN.2001.6596880

access: closed

type: Journal Article

metadata version: 2022-06-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcn/ShimonishiM01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcn/ShimonishiM01
Hideyuki Shimonishi, Tutomu Murase:
A network processor architecture for very high speed line interfaces. J. Commun. Networks 3(1): 88-95 (2001)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.