"Automatic Intra-Register Vectorization for the Intel? Architecture."

Aart J. C. Bik et al. (2002)

> Home

Details and statistics

DOI: 10.1023/A:1014230429447

access: closed

type: Journal Article

metadata version: 2020-04-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijpp/BikGGT02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijpp/BikGGT02
Aart J. C. Bik, Milind Girkar, Paul M. Grey, Xinmin Tian:
Automatic Intra-Register Vectorization for the Intel? Architecture. Int. J. Parallel Program. 30(2): 65-98 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.